A fourth-order single-bit switched-capacitor /spl Sigma/-/spl Delta/ modulator for distributed sensor applications

In this paper, we present a switched-capacitor sigma-delta (/spl Sigma/-/spl Delta/) modulator for high resolution applications. In particular, this /spl Sigma/-/spl Delta/ modulator is well suited for distributed sensor networks. The circuit, implemented in a double-poly, double-metal 0.6 /spl mu/m CMOS technology, is based on a fourth-order single-loop architecture with a sampling frequency of 256 kHz. The chip consumes 50 mW from a single 5-V supply and achieves a signal-to-noise ratio of 104.9 dB over a bandwidth of 400 Hz, corresponding to a resolution of 17.1 bits.

[1]  Max W. Hauser,et al.  Principles of oversampling A/D conversion , 1991 .

[2]  Andrea Baschirotto,et al.  Behavioral modeling of switched-capacitor sigma-delta modulators , 2003 .

[3]  Donald A. Kerth,et al.  A 126 dB linear switched-capacitor delta-sigma modulator , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[4]  Ka Y. Leung,et al.  Converter for Wideband Digital Audio , 1997 .

[5]  Olivier Nys,et al.  A Monolithic 19-Bit 800 Hz Low Power Multi-Bit Sigma Delta CMOS ADC using Data Weighted Averaging , 1996, ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference.