Background digital calibration techniques for pipelined ADCs

A skip and fill algorithm is developed to digitally self-calibrate pipelined analog-to-digital converters (ADC's) in real time. The proposed digital calibration technique is applicable to capacitor-ratioed multiplying digital-to-analog converters (MDACs) commonly used in multistep or pipelined ADCs. This background calibration process can replace, in effect, a trimming procedure usually done in the factory with a hidden electronic calibration. Unlike other self-calibration techniques working in the foreground, the proposed technique is based on the concept of skipping conversion cycles randomly but filling in data later by nonlinear interpolation. This opens up the feasibility of digitally implementing calibration hardware and simplifying the task of self-calibrating multistep or pipelined ADCs. The proposed method improves the performance of the inherently fast ADCs by maintaining simple system architectures. To measure errors resulting from capacitor mismatch, of amp DC gain, offset, and switch feedthrough in real time, the calibration test signal is injected in place of the input signal using a split-reference injection technique. Ultimately, the missing signal within two-thirds of the Nyquist bandwidth is recovered with 16-b accuracy using a forty-fourth order polynomial interpolation, behaving essentially as an FIR filter,.

[1]  Stephen H. Lewis,et al.  A 10-b 20-Msample/s analog-to-digital converter , 1992 .

[2]  Bang-Sup Song,et al.  Interstage gain proration technique for digital-domain multi-step ADC calibration , 1994 .

[3]  Paul R. Gray,et al.  A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOS , 1991 .

[4]  John W. Fattaruso,et al.  Error correction techniques for high-performance differential A/D converters , 1990 .

[5]  Che-Ho Wei,et al.  A new variable fractional sample delay filter with nonlinear interpolation , 1992 .

[6]  Bang-Sup Song,et al.  Digital-domain calibration of multistep analog-to-digital converters , 1992 .

[7]  Hermann Schmid Electronic Analog/Digital Conversions , 1970 .

[8]  A. Karanicolas,et al.  A 15-b 1-Msample/s digitally self-calibrated pipeline ADC , 1993 .

[9]  Behzad Razavi,et al.  A 12-b 5-Msample/s two-step CMOS A/D converter , 1992 .

[10]  W. Groeneveld,et al.  A self calibration technique for monolithic high-resolution D/A converters , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[11]  Donald A. Kerth,et al.  A 12-bit, 1-MHz, two-step flash ADC , 1989 .

[12]  Bruce A. Wooley,et al.  A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversion , 1991 .

[13]  Bang-Sup Song,et al.  A 13-Bit 10-Mhz Adc Background-Calibrated with Real-Time Oversampling Calibrator , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[14]  Che-Ho Wei,et al.  A new variable fractional sample delay filter with nonlinear interpolation , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[15]  P. Ferguson,et al.  An 18 b 10 mu s self-calibrating ADC , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[16]  Bang-Sup Song,et al.  A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter , 1988 .

[17]  D.A. Hodges,et al.  A self-calibrating 15 bit CMOS A/D converter , 1984, IEEE Journal of Solid-State Circuits.