Improvement of the bit-stream squarer and square root circuit based on ΣΔ modulation

To improve the arithmetic performance of the conventional bitstream squarer circuit based on sigma delta (ΣΔ) modulation, the method of bit translation is proposed. In addition, the original bit-stream squarer inside the bit-stream square root circuit is replaced with the proposed bit-stream squarer to reduce the arithmetic operation error. The performances of the proposed bit-stream squarer and square root circuit were verified through the simulation in MATLAB. Compared with the conventional circuits, the proposed circuits can increase the calculation accuracy significantly.

[1]  H. Fujisaka,et al.  Bit-stream signal processing and its application to communication systems , 2002 .

[2]  Hisato Fujisaka,et al.  Sorter-based sigma-delta domain arithmetic circuits , 2007, 2007 18th European Conference on Circuit Theory and Design.

[3]  J. Koenderink.  Q… , 2014, Les noms officiels des communes de Wallonie, de Bruxelles-Capitale et de la communaute germanophone.

[4]  Tung-Sang Ng,et al.  Quad-level bit-stream adders and multipliers with efficient FPGA implementation , 2008 .

[5]  Yong Liang,et al.  Design of high speed high SNR bit-stream adder based on ΣΔmodulation , 2010 .

[6]  P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .