Dynamic Properties Of Ultra Low-Voltage Rail-to-Rail Comparator Designed In 130 nm CMOS Technology

The paper addresses an evaluation of dynamic properties of silicon-proven ultra low-voltage/low-power rail-to-rail comparator fabricated in general purpose 130 nm CMOS technology. The experimental results confirm a correct operation at power supply voltage of VDD = 0.4 V and good agreement with post-layout simulation results can be observed. The proposed comparator topology has been proven to work in nW range and is also capable of operation with even lower power supply voltages and without a need of post-processing trimming. The article contains incremental results of performance analysis of discussed circuitry already published in [1].

[1]  Zhe Zhang,et al.  An ultra-low voltage comparator with improved comparison time and reduced offset voltage , 2014, 2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS).

[2]  Prashant Upadhyaya,et al.  Smart Energy Efficient Home Automation System Using IoT , 2019, 2019 4th International Conference on Internet of Things: Smart Innovation and Usages (IoT-SIU).

[3]  Viera Stopjakova,et al.  Performance Analysis Of Ultra Low-Voltage Rail-to-Rail Comparator In 130 nm CMOS Technology , 2019, 2019 IEEE AFRICON.

[4]  Deepak Kumar Aagri,et al.  Export and Import of Renewable energy by Hybrid MicroGrid via IoT , 2018, 2018 3rd International Conference On Internet of Things: Smart Innovation and Usages (IoT-SIU).

[5]  Gabriel A. Rincon-Mora,et al.  Designing 1-V op amps using standard digital CMOS technology , 1998 .

[6]  V. Stopjaková,et al.  An ultra low-voltage rail-to-rail comparator for on-chip energy harvesters , 2019, AEU - International Journal of Electronics and Communications.

[7]  Philip X.-L. Feng,et al.  An Ultralow Quiescent Current Power Management System With Maximum Power Point Tracking (MPPT) for Batteryless Wireless Sensor Applications , 2018, IEEE Transactions on Power Electronics.

[8]  Eric A. M. Klumperink,et al.  A 10-bit Charge-Redistribution ADC Consuming 1.9 $\mu$W at 1 MS/s , 2010, IEEE Journal of Solid-State Circuits.

[9]  V. Stopjaková,et al.  Ultra-Low Voltage Analog IC Design: Challenges, Methods and Examples , 2018 .

[10]  Zhu Zhangming,et al.  A novel low-voltage low-power bulk-driven cascade current mirror , 2010, 2010 3rd International Conference on Advanced Computer Theory and Engineering(ICACTE).