Optimum array-like structures for high-speed arithmetic

Array-like structures for high-speed multiplication, division, square and square-root operations have been described in this paper. In these designs the division and square-rooting time have been made to approach to that of multiplication operation. These structures are optimum from speed and versatility point of view. Most of the cellular arrays described in the literature are adequately slow. The time delay is particularly significant in the division and square-rooting operations due to the ripple effect of the carries. Though the carry-save technique has been widely utilized for multiplication operation, it has been only recently employed by Cappa et. al. in the design of a non-restoring divider array. This requires sign-bit detection that makes the array non-uniform. Such an array has been named as an array-like structure. The carry-save method has been extended here for restoring division operation. Due to sign-detection and overflow correction requirements, the restoring method is slightly complex. But the main advantage of such restoring array is in its simple extension for multiplication operation. The array for the two operations, when pipelined, will have more computing power than all other multiplier-divider arrays. Suggestions have also been included for further speed improvement. The technique applied for division operation is as well applicable for the square-rooting and an array-like structure for square-square-rooting operations has also been given. For performing any one of the four operations, the only manipulation to be done is to combine the two arrays; one for multiplication-division and another for square-square-rooting. Possible methods of combining the two arrays have been indicated and their relative advantages and disadvantages have been mentioned. Finally, a generalized pipeline array-like structure with complete internal details and for 4-bit operation, has been shown. Due consideration has also been given to the possibility of large-scale-integration of different arrays presented in this paper.

[1]  Raymond M. Kline,et al.  Digital computer design , 1977 .

[2]  H. Singh,et al.  A Generalized Pipeline Array , 1974, IEEE Transactions on Computers.

[3]  K. J. Dean Cellular logical array for extracting square roots , 1968 .

[4]  Leonard W. Cotten Circuit implementation of high-speed pipeline systems , 1965, AFIPS '65 (Fall, part I).

[5]  J. Deverell Pipeline Iterative Arithmetic Arrays , 1975, IEEE Transactions on Computers.

[6]  Jayanti C. Majithia,et al.  An Iterative Array for Multiplication of Signed Binary Numbers , 1971, IEEE Transactions on Computers.

[7]  J. C. Majithia Nonrestoring binary division using a cellular array , 1970 .

[8]  R. C. Devries,et al.  Fully iterative array for extracting square roots , 1970 .

[9]  Jayanti C. Majithia Cellular Array for Extraction of Squares and Square Roots of Binary Numbers , 1972, IEEE Transactions on Computers.

[10]  A versatile cellular array for binary arithmetic , 1971 .

[11]  O. L. Macsorley High-Speed Arithmetic in Binary Computers , 1961, Proceedings of the IRE.

[12]  Andrew D. Booth,et al.  A SIGNED BINARY MULTIPLICATION TECHNIQUE , 1951 .

[13]  Dharma P. Agrawal,et al.  An iterative array for multiplication and division , 1975 .

[14]  D. P. Burton,et al.  High-speed iterative multiplier , 1968 .

[15]  H. H. Guild Cellular logical array for nonrestoring square-root extraction , 1970 .

[16]  L. W. Cotten Maximum-rate pipeline systems , 1969, AFIPS '69 (Spring).

[17]  A. B. Gardiner,et al.  Comparison of restoring and nonrestoring cellular-array dividers , 1971 .

[18]  J. C. Majithia,et al.  Pipeline array for square-root extraction , 1973 .

[19]  V. Carl Hamacher,et al.  An Augmented Iterative Array for High-Speed Binary Division , 1973, IEEE Transactions on Computers.

[20]  Michael J. Flynn,et al.  Pipelining of Arithmetic Functions , 1972, IEEE Trans. Computers.

[21]  Angelo Raffaele Meo Arithmetic Networks and Their Minimization Using a New Line of Elementary Units , 1975, IEEE Transactions on Computers.

[22]  Renato Stefanelli,et al.  A Suggestion for a High-Speed Parallel Binary Divider , 1972, IEEE Transactions on Computers.

[23]  Christopher S. Wallace,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[24]  K. J. Dean Versatile multiplier arrays , 1968 .

[25]  A. Gex Multiplier-divider cellular array , 1971 .

[26]  Paul A. Wintz,et al.  Fast Multipliers , 1970, IEEE Transactions on Computers.

[27]  K. J. Dean Binary division using a data-dependent iterative array , 1968 .

[28]  Ivan Flores,et al.  The logic of computer arithmetic , 1963 .

[29]  Jack Sklansky,et al.  Conditional-Sum Addition Logic , 1960, IRE Trans. Electron. Comput..