Critical Path Selection for Delay Testing Considering Coupling Noise

Identifying the set of real critical paths of a circuit is an important step in delay testing. Since path delays are vector dependent, the set of critical paths selected depends on the vectors assumed when estimating the path delays. To find the real critical paths, it is important to consider the effect of dynamic (vector dependent) delay effects such as coupling noise, supply noise etc. during path selection. In this work a methodology to incorporate the effect of coupling noise during path selection is described. For any given path, both logic and timing constraints are extracted and a constrained optimization problem is formulated to estimate the maximum path delay in the presence of coupling noise.

[1]  Sujit Dey,et al.  Hyac: a hybrid structural sat based atpg for crosstalk , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[2]  Sandeep K. Gupta,et al.  A satisfiability-based test generator for path delay faults in combinational circuits , 1996, DAC '96.

[3]  Melvin A. Breuer,et al.  Timing-independent testing of crosstalk in the presence of delay producing defects using surrogate fault models , 2004, 2004 International Conferce on Test.

[4]  Huawei Li,et al.  Robust test generation for precise crosstalk-induced path delay faults , 2006, 24th IEEE VLSI Test Symposium.

[5]  Kwang-Ting Cheng,et al.  Critical path selection for delay fault testing based upon a statistical timing model , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Elizabeth M. Rudnick,et al.  Static logic implication with application to redundancy identification , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[7]  Yong-Bin Kim,et al.  A test-vector generation methodology for crosstalk noise faults , 2002, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[8]  S. Malik,et al.  Solving the Minimum-Cost Satisfiability Problem Using SAT Based Branch-and-Bound Search , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[9]  Sharad Malik,et al.  Zchaff2004: An Efficient SAT Solver , 2004, SAT (Selected Papers.

[10]  D. M. H. Walker,et al.  An efficient algorithm for finding the k longest testable paths through each gate in a combinational circuit , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[11]  J. Freidman,et al.  Multivariate adaptive regression splines , 1991 .

[12]  Kwang-Ting Cheng,et al.  Delay testing considering crosstalk-induced effects , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[13]  Melvin A. Breuer,et al.  Test generation in VLSI circuits for crosstalk noise , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[14]  Seiichiro Tani,et al.  Efficient path selection for delay testing based on partial path evaluation , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[15]  Weiping Shi,et al.  Longest-path selection for delay test under process variation , 2005, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Yu Cao,et al.  Efficient generation of delay change curves for noise-aware static timing analysis , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.

[17]  Tom Chen,et al.  A sensitivity-based approach to analyzing signal delay uncertainty of coupled interconnects , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.