Parallel and digit-serial implementations of area-efficient 3-Operand Decimal Adders
暂无分享,去创建一个
[1] Tomás Lang,et al. A Radix-10 Digit-Recurrence Division Unit: Algorithm and Architecture , 2007, IEEE Transactions on Computers.
[2] Paolo Montuschi,et al. Improved Design of High-Performance Parallel Decimal Multipliers , 2010, IEEE Transactions on Computers.
[3] R. K. James,et al. Decimal multiplication using compact BCD multiplier , 2008, 2008 International Conference on Electronic Design.
[4] Michael J. Schulte,et al. Decimal multiplication with efficient partial product generation , 2005, 17th IEEE Symposium on Computer Arithmetic (ARITH'05).
[5] A. Weinberger,et al. High Speed Decimal Addition , 1971, IEEE Transactions on Computers.
[6] M.A. Erle,et al. Potential speedup using decimal floating-point hardware , 2002, Conference Record of the Thirty-Sixth Asilomar Conference on Signals, Systems and Computers, 2002..
[7] Michael J. Schulte,et al. Multioperand decimal addition , 2004, IEEE Computer Society Annual Symposium on VLSI.
[8] A. A. Bayrakci,et al. An Efficient Vanishing Point Detection by Clustering on the Normalized Unit Sphere , 2007 .
[9] John Harrison,et al. A Software Implementation of the IEEE 754R Decimal Floating-Point Arithmetic Using the Binary Encoding Format , 2007, 18th IEEE Symposium on Computer Arithmetic (ARITH '07).
[10] Michael J. Schulte,et al. A parallel IEEE P754 decimal floating-point multiplier , 2007, 2007 25th International Conference on Computer Design.
[11] Amir Kaivani,et al. Binary-coded decimal digit multipliers , 2007, IET Comput. Digit. Tech..
[12] Tomás Lang,et al. Division Unit for Binary Integer Decimals , 2009, 2009 20th IEEE International Conference on Application-specific Systems, Architectures and Processors.
[13] G. Sutter,et al. Decimal addition in FPGA , 2009, 2009 5th Southern Conference on Programmable Logic (SPL).
[14] Huei Wang,et al. Development of millimeter-wave CMOS power amplifiers at National Taiwan University , 2012, 2012 International SoC Design Conference (ISOCC).
[15] Álvaro Vázquez,et al. A High-Performance Significand BCD Adder with IEEE 754-2008 Decimal Rounding , 2009, 2009 19th IEEE Symposium on Computer Arithmetic.
[16] Ho-Jin Song,et al. InP HBT voltage controlled oscillator for 300-GHz-band wireless communications , 2012, 2012 International SoC Design Conference (ISOCC).
[17] Braden Phillips,et al. Fast Decimal Floating-Point Division , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[18] P. R. Venkateswaran,et al. Modified reduced delay BCD adder , 2011, 2011 4th International Conference on Biomedical Engineering and Informatics (BMEI).
[19] Behrooz Parhami,et al. Computer arithmetic - algorithms and hardware designs , 1999 .
[20] Amir Kaivani,et al. Improving the Speed of Parallel Decimal Multiplication , 2009, IEEE Transactions on Computers.
[21] Michael J. Schulte,et al. High-speed multioperand decimal adders , 2005, IEEE Transactions on Computers.
[22] Michael J. Schulte,et al. A survey of hardware designs for decimal arithmetic , 2010, IBM J. Res. Dev..
[23] Michael F. Cowlishaw,et al. Decimal floating-point: algorism for computers , 2003, Proceedings 2003 16th IEEE Symposium on Computer Arithmetic.
[24] Ahmet Akkas,et al. Reduced Delay BCD Adder , 2007, 2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP).
[25] Michael J. Schulte,et al. Decimal Floating-Point Multiplication Via Carry-Save Addition , 2007, 18th IEEE Symposium on Computer Arithmetic (ARITH '07).
[26] Paolo Montuschi,et al. A New Family of High.Performance Parallel Decimal Multipliers , 2007, 18th IEEE Symposium on Computer Arithmetic (ARITH '07).
[27] Himanshu Thapliyal,et al. Novel BCD adders and their reversible logic implementation for IEEE 754r format , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).
[28] H. T. Kung,et al. A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.
[29] Lingamneni Avinash,et al. Novel, High-Speed 16-Digit BCD Adders Conforming to IEEE 754r Format , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).
[30] Akhilesh Tyagi,et al. A Reduced-Area Scheme for Carry-Select Adders , 1993, IEEE Trans. Computers.
[31] Michael J. Schulte,et al. Decimal multiplication via carry-save addition , 2003, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003.