An adaptive replication mechanism based on victim filter and target detection for tiled chip multiprocessors

Aiming at the challenge of latency reduction in large distributed cache in tiled chip multiprocessors, this paper presents an adaptive replication mechanism based on victim filter and target detection. Not only the characteristic of memory access to the hot block is considered, but also the negative impact of victim replication upon the local hit rate is taken into account at the granularity of a cache set. Simulation results using a fully system simulator demonstrate that the proposed mechanism outperforms the baseline shared non-uniform cache architecture for the multi-thread benchmark programs, while the hardware overhead is negligible.

[1]  Doug Burger,et al.  An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches , 2002, ASPLOS X.

[2]  原田 秀逸 私の computer 環境 , 1998 .

[3]  Rami G. Melhem,et al.  An intra-tile cache set balancing scheme , 2010, 2010 19th International Conference on Parallel Architectures and Compilation Techniques (PACT).

[4]  Fredrik Larsson,et al.  Simics: A Full System Simulation Platform , 2002, Computer.