An Enhancer of Memory and Network for Cluster and its Applications

Introduction of multi-core structures has not led to a decline in the rapid performance improvement of COTS CPU recently. On the other hand, the performance of memory and I/O systems is insufficient to catch up with that of COTS CPU. In this paper, with a view to realizing high-performance computer systems not only for HPC but also for Google-like servers, we propose concepts concerning memory systems and network systems with large extended memory. We introduce DIMMnet-3, which is a practical solution to enhance memory system and I/O system of PC, and Toshiba Cell Reference Set. Examples of the killer applications of this new type of hardware are presented. Communication mechanisms named LHS and LHC are also proposed. These are architectures for reducing latency for mixed messages with small controlling data and large acknowledge data. The latency evaluation of them is shown.

[1]  Fabrizio Petrini,et al.  Cell Multiprocessor Communication Network: Built for Speed , 2006, IEEE Micro.

[2]  Akira Kitamura,et al.  Performance evaluation on low-latency communication mechanism of DIMMnet-2 , 2007, Parallel and Distributed Computing and Networks.

[3]  Noboru Tanabe,et al.  MEMOnet: network interface plugged into a memory slot , 2000, Proceedings IEEE International Conference on Cluster Computing. CLUSTER 2000.

[4]  Y. Dohi,et al.  A New Memory Module for COTS-Based Personal Supercomputing , 2004, Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04).

[5]  Noboru Tanabe,et al.  Implementation of PC Cluster System with Memory Mapped File by Commodity OS , 2006, PDPTA.

[6]  H. Nakajo,et al.  Hardware Support for MPI in DIMMnet-2 Network Interface , 2006, International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems (IWIA'06).

[7]  Noboru Tanabe,et al.  Introduction to Acceleration for MPI Derived Datatypes Using an Enhancer of Memory and Network , 2008, PVM/MPI.

[8]  Sandia Report,et al.  An Analysis of the Pathscale Inc. InfiniBand Host Channel Adapter, InfiniPath , 2005 .

[9]  Alexander V. Veidenbaum,et al.  Innovative Architecture for Future Generation High-Performance Processors and Systems , 2003, Innovative Architecture for Future Generation High-Performance Processors and Systems, 2003.