Design considerations for high efficiency Buck PFC with Half-Bridge regulation stage

AC-DC converters for applications such as notebook adapters require operation over universal input mains range, and are challenged to achieve high efficiency over the entire range. Given the enclosed construction, and the demand for smaller, thinner adapters, they must be designed for high, yet relatively flat efficiency over the full mains range, to meet stringent thermal constraints. A novel two-stage architecture has been developed for high density, high efficiency notebook adapters. A buck regulator is used for the PFC front-end stage. The output isolation & regulation stage is implemented using a Half-Bridge topology operated in an Integral-Cycle-Controlled mode. Smart burst modes are deployed in both stages, delivering excellent efficiency also across the full load range −93% efficiency at 100% loading, and >80% efficiency at 5% loading. The Buck PFC delivers Power Factor performance that greatly exceeds EN61000–3–2 & meets Energy Star requirements, with Power Factor >0.93 at 115Vac (low line). This paper details the design approach, practical issues and their resolutions, and benefits of the approach. Performance data is presented.

[1]  R. Redl,et al.  RMS, DC, peak, and harmonic currents in high-frequency power-factor correctors with capacitive energy storage , 1992, [Proceedings] APEC '92 Seventh Annual Applied Power Electronics Conference and Exposition.

[2]  A. S. Kislovski,et al.  Input-current-clamping: an inexpensive novel control technique to achieve compliance with harmonic regulations , 1996, Proceedings of Applied Power Electronics Conference. APEC '96.

[3]  Giorgio Spiazzi,et al.  Analysis of buck converters used as power factor preregulators , 1997, PESC97. Record 28th Annual IEEE Power Electronics Specialists Conference. Formerly Power Conditioning Specialists Conference 1970-71. Power Processing and Electronic Specialists Conference 1972.

[4]  Issa Batarseh,et al.  Comparison of basic converter topologies for power factor correction , 1998, Proceedings IEEE Southeastcon '98 'Engineering for a New Era'.

[5]  Keyue Smedley,et al.  A topology survey of single-stage power factor corrector with a boost type input-current-shaper , 2000, APEC 2000. Fifteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.00CH37058).

[6]  Pedro José Villegas,et al.  Helpful hints to select a power-factor-correction solution for low- and medium-power single-phase power supplies , 2005, IEEE Transactions on Industrial Electronics.

[7]  Milan M. Jovanovic,et al.  Design-Oriented Analysis and Performance Evaluation of Buck PFC Front-End , 2009, 2009 Twenty-Fourth Annual IEEE Applied Power Electronics Conference and Exposition.