Test pattern generation for I/sub DDQ/: increasing test quality

So far, the test pattern generation for I/sub DDQ/ testing has been performed without considering the value of the faulty current in comparison with the minimum current that is detectable as a fault: this approach will be shown to be misleading, since it actually gives optimistic coverage evaluation. Then, this work presents an ATPG strategy that targets the highest valves of current during the fault activation, in such a way that either a higher fault coverage can be obtained or a less accurate sensor can be used.

[1]  Wojciech Maly,et al.  Realistic Fault Modeling for VLSI Testing , 1987, 24th ACM/IEEE Design Automation Conference.

[2]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[3]  Wojciech Maly,et al.  CMOS bridging fault detection , 1990, Proceedings. International Test Conference 1990.

[4]  Weiwei Mao,et al.  Detection of undetectable faults using IDDQ testing , 1992, Proceedings International Test Conference 1992.

[5]  Albert R. Wang,et al.  Logic verification using binary decision diagrams in a logic synthesis environment , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[6]  Michele Favalli,et al.  Correlation between IDDQ testing quality and sensor accuracy , 1995, ED&TC.

[7]  Michele Favalli,et al.  Correlation between I/sub DDQ/ testing quality and sensor accuracy , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[8]  Scott F. Midkiff,et al.  Test generation for IDDQ testing of bridging faults in CMOS circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Charles F. Hawkins,et al.  Quiescent power supply current measurement for CMOS IC defect detection , 1989 .

[10]  Robert C. Aitken,et al.  A Comparison of Defect Models for Fault Location with Iddq Measurements , 1992, Proceedings International Test Conference 1992.

[11]  Scott F. Midkiff,et al.  ON TEST GENERATION FOR I/sub DDQ/ TESTING OF BRIDGING FAULTS IN CMOS CIRCUITS , 1991, 1991, Proceedings. International Test Conference.

[12]  Wojciech Maly,et al.  Built-in current testing-feasibility study , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[13]  Tracy Larrabee,et al.  Testing for parametric faults in static CMOS circuits , 1990, Proceedings. International Test Conference 1990.

[14]  S. Yang,et al.  Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .

[15]  Víctor H. Champac,et al.  Quiescent current analysis and experimentation of defective CMOS circuits , 1992, J. Electron. Test..

[16]  Robert C. Aitken.  A comparison of defect models for fault location with Iddq measurements , 1993, Proceedings of IEEE International Test Conference - (ITC).

[17]  Chun-Hung Chen,et al.  High Quality Tests for Switch-Level Circuits Using Current and Logic Test Generation Algorithms , 1991, 1991, Proceedings. International Test Conference.

[18]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[19]  J. Figueras,et al.  Test generation with high coverages for quiescent current test of bridging faults in combinational circuits , 1993, Proceedings of IEEE International Test Conference - (ITC).

[20]  Rosa Rodríguez-Montañés,et al.  Bridging defects resistance measurements in a CMOS process , 1992, Proceedings International Test Conference 1992.

[21]  Brown,et al.  Defect Level as a Function of Fault Coverage , 1981, IEEE Transactions on Computers.

[22]  Keith Baker,et al.  Development of a class 1 QTAG monitor , 1994, Proceedings., International Test Conference.

[23]  John Paul Shen,et al.  Systematic Characterization of Physical Defects for Fault Analysis of MOS IC Cells , 1984, ITC.

[24]  Wojciech Maly,et al.  Current sensing for built-in testing of CMOS circuits , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[25]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .