Closed-form expressions of distributed RLC interconnects for analysis of on-chip inductance effects

The closed-form expressions of distributed RLC interconnects are proposed for analysis of on-chip inductance effects in order to insert optimally the repeaters. The transfer function of a circuit with driver-interconnect-load structure is approximated by the 5th order rational functions. The step responses computed by using the proposed expressions give the good agreement with the SPICE simulations.

[1]  M. S. Nakhla,et al.  Passive closed-form expression of RLCG transmission lines , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[2]  Mattan Kamon,et al.  A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits , 1996, Proceedings of International Conference on Computer Aided Design.

[3]  Roland W. Freund,et al.  Efficient linear circuit analysis by Pade´ approximation via the Lanczos process , 1994, EURO-DAC '94.

[4]  Michel S. Nakhla,et al.  Analysis of interconnect networks using complex frequency hopping (CFH) , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  E. E. Davidson,et al.  Long lossy lines (L/sup 3/) and their impact upon large chip performance , 1997, Proceedings. 1998 IEEE Symposium on IC/Package Design Integration (Cat. No.98CB36211).

[6]  Yehea I. Ismail,et al.  DTT: direct truncation of the transfer function - an alternative tomoment matching for tree structured interconnect , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Anestis Dounavis,et al.  Efficient passive circuit models for distributed networks with frequency-dependent parameters , 2000 .

[8]  Michel S. Nakhla,et al.  Delay and crosstalk simulation of high-speed VLSI interconnects with nonlinear terminations , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[9]  Yehea I. Ismail,et al.  Effects of inductance on the propagation delay and repeater insertion in VLSI circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Lawrence T. Pileggi,et al.  Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Mattan Kamon,et al.  FASTHENRY: a multipole-accelerated 3-D inductance extraction program , 1994 .

[12]  Mattan Kamon,et al.  FastHenry: A Multipole-Accelerated 3-D Inductance Extraction Program , 1993, 30th ACM/IEEE Design Automation Conference.

[13]  Lawrence T. Pileggi,et al.  PRIMA: passive reduced-order interconnect macromodeling algorithm , 1998, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[14]  Takayasu Sakurai,et al.  Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs , 1993 .

[15]  Kaustav Banerjee,et al.  Analysis of on-chip inductance effects for distributed RLC interconnects , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Michel S. Nakhla,et al.  Delay and crosstalk simulation of high-speed VLSI interconnects with nonlinear terminations , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Bradley McCredie,et al.  Invited Talk: Long Lossy Lines (L3) and Their Impact Upon Large Chip Performance , 1998 .

[18]  E. E. Davidson,et al.  Long lossy lines (L/sup 3/) and their impact upon large chip performance , 1997 .