An Embedded 65 nm CMOS Baseband IQ 48 MHz–1 GHz Dual Tuner for DOCSIS 3.0

An embedded CMOS digital dual tuner for DOCSIS 3.0 and set-top box applications is presented. The dual tuner down-converts a total of ten 6 MHz Annex B channels or eight 8 MHz Annex A channels, for a maximum data rate of 320 Mb/s in Annex B and 400 Mb/s in Annex A mode. The dual tuner exceeds all the stringent SCTE 40 specifications over the 48-1004 MHz bandwidth, without using any external components or SAW filters. Enabling technologies are a harmonic rejection front-end, a low-noise high-frequency resolution phase-locked loop (PLL) and digital image rejection. To our knowledge this is the first reported multi-channel Broadband Tuner embedded in a DOCSIS 3.0 System on a Chip implemented in a 65 nm pure digital CMOS technology.

[1]  M.H. Perrott,et al.  A 1-MHZ bandwidth 3.6-GHz 0.18-/spl mu/m CMOS fractional-N synthesizer utilizing a hybrid PFD/DAC structure for reduced broadband phase noise , 2006, IEEE Journal of Solid-State Circuits.

[2]  Danilo Manstretta,et al.  A Highly Linear Broadband Variable Gain LNA for TV Applications , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[3]  Ian Galton,et al.  A Wide-Bandwidth 2.4 GHz ISM Band Fractional-$N$ PLL With Adaptive Phase Noise Cancellation , 2007, IEEE Journal of Solid-State Circuits.

[4]  Bang-Sup Song,et al.  A 48-to-860MHz CMOS Direct-Conversion TV Tuner , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  M. Notten,et al.  A 48-860MHz digital cable tuner IC with integrated RF and IF selectivity , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[6]  Jan van Sinderen,et al.  SiP Tuner With Integrated LC Tracking Filter for Both Cable and Terrestrial TV Reception , 2007, IEEE Journal of Solid-State Circuits.

[7]  K. Vavelidis,et al.  A 65 nm CMOS Multistandard, Multiband TV Tuner for Mobile and Multimedia Applications , 2008, IEEE Journal of Solid-State Circuits.

[8]  F. Seneschal,et al.  SiP Tuner With Integrated LC Tracking Filter for Both Cable and Terrestrial TV Reception , 2007, IEEE Journal of Solid-State Circuits.

[9]  Li Lin,et al.  A 1.75 GHz highly-integrated narrow-band CMOS transmitter with harmonic-rejection mixers , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[10]  Matthew Z. Straayer,et al.  A Low-Noise Wide-BW 3.6-GHz Digital $\Delta\Sigma$ Fractional-N Frequency Synthesizer With a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation , 2008, IEEE Journal of Solid-State Circuits.

[11]  Jan-Michael Stevenson,et al.  A Multi-Standard Analog and Digital TV Tuner for Cable and Terrestrial Applications , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[12]  R. Castello,et al.  A 700-kHz bandwidth /spl Sigma//spl Delta/ fractional synthesizer with spurs compensation and linearization techniques for WCDMA applications , 2004, IEEE Journal of Solid-State Circuits.

[13]  Jianhong Xiao,et al.  An embedded 65 nm CMOS baseband IQ 48 MHz-1 GHz dual tuner for DOCSIS 3.0 , 2009, IEEE Communications Magazine.