Layout Optimization in Quantum Circuit using Simulated Annealing