Accumulator Based 3-Weight Pattern Generation

Weighted pseudorandom built-in self test (BIST) schemes have been utilized in order to drive down the number of vectors to achieve complete fault coverage in BIST applications. Weighted sets comprising three weights, namely 0, 1, and 0.5 have been successfully utilized so far for test pattern generation, since they result in both low testing time and low consumed power. In this paper an accumulator-based 3-weight test pattern generation scheme is presented; the proposed scheme generates set of patterns with weights 0, 0.5, and 1. Since accumulators are commonly found in current VLSI chips, this scheme can be efficiently utilized to drive down the hardware of BIST pattern generation, as well. Comparisons with previously presented schemes indicate that the proposed scheme compares favorably with respect to the required hardware.

[1]  Sy-Yen Kuo,et al.  Gauss-elimination-based generation of multiple seed-polynomial pairs for LFSR , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Adit D. Singh,et al.  Multimode scan: Test per clock BIST for IP cores , 2003, TODE.

[3]  Janusz Rajski,et al.  Arithmetic built-in self-test for DSP cores , 1999 .

[4]  Constantin Halatsis,et al.  An Input Vector Monitoring Concurrent BIST Architecture Based on a Precomputed Test Set , 2008, IEEE Transactions on Computers.

[5]  Irith Pomeranz,et al.  COMPACTEST: a method to generate compact test sets for combinational circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Seongrnoon Wang,et al.  Low hardware overhead scan based 3-weight weighted random BIST , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[7]  Howard C. Card,et al.  Cellular automata-based pseudorandom number generators for built-in self-test , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Albrecht P. Stroele,et al.  A self-test approach using accumulators as test pattern generators , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[9]  Dimitris Gizopoulos,et al.  Accumulator-based weighted pattern generation , 2005, 11th IEEE International On-Line Testing Symposium.

[10]  Salvador Manich,et al.  Minimizing Test Time in Arithmetic Test-Pattern Generators With Constrained Memory Resources , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Jacob Savir.  Distributed Generation of Weighted Random Patterns , 1999, IEEE Trans. Computers.

[12]  AbdilRashidMohamed,et al.  A Wiring-Aware Approach to Minimizing Built-In Self-Test Overhead , 2005 .

[13]  Ioannis Voyiatzis,et al.  An Accumulator-Based Compaction Scheme For Online BIST of RAMs , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  João Paulo Teixeira,et al.  RTL level preparation of high-quality/low-energy/low-power BIST , 2002, Proceedings. International Test Conference.

[15]  Reto Zimmermann,et al.  Binary adder architectures for cell-based VLSI and their synthesis , 1997 .

[16]  Janusz Rajski,et al.  Arithmetic Built-In Self-Test for Embedded Systems , 1997 .

[17]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[18]  O. Novák,et al.  Test-Per-Clock Logic BIST with Semi-Deterministic Test Patterns and Zero-Aliasing Compactor , 2004, J. Electron. Test..

[20]  Hideo Fujiwara,et al.  Hierarchical BIST: Test‐per‐clock BIST with low overhead , 2007 .

[21]  Hans-Joachim Wunderlich.  Multiple distributions for biased random test patterns , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  Ioannis Voyiatzis.  An ALU-Based BIST Scheme for Word-Organized RAMs , 2008, IEEE Transactions on Computers.

[23]  Salvador Manich,et al.  On the selection of efficient arithmetic additive test pattern generators [logic test] , 2003, The Eighth IEEE European Test Workshop, 2003. Proceedings..

[24]  Irith Pomeranz,et al.  3-weight Pseudo-random Test Generation Based on a Deterministic Test Set for Combinational and Sequential Circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[25]  Emmanouil Kalligeros,et al.  An efficient seeds selection method for LFSR-based test-per-clock BIST , 2002, Proceedings International Symposium on Quality Electronic Design.

[26]  Hans-Joachim Wunderlich,et al.  Self test using unequiprobable random patterns , 1987 .

[27]  Jong-Wha Chong,et al.  E-BIST: enhanced test-per-clock BIST architecture , 2002 .

[28]  Sheng Zhang,et al.  Efficient Test Compaction for Pseudo-Random Testing , 2005, 14th Asian Test Symposium (ATS'05).

[29]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[30]  Zvonko G. Vranesic,et al.  Computer Organization , 1984 .

[31]  Clay S. Gloster,et al.  Hardware-based weighted random pattern generation for boundary scan , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.