A Highly Stable Low-Energy 10T SRAM for Near-Threshold Operation

This paper aims to explore the design of a novel highly stable low-energy 10T (SLE10T) SRAM cell for near-threshold operation. The latch core of the proposed design consists of a cross-coupled structure of a tri-state inverter and a standard inverter. The tri-state inverter is switched to the high-impedance mode during a write operation to temporarily float the data node, improving writability. In addition, read stability is equivalent to hold stability due to considering a separate path for read current flow, as well as a built-in read-assist scheme to force the ‘0’ storing node to ground. Leakage and dynamic power consumptions in the designed cell are reduced with the help of single-bitline structure and stacking of transistors. The simulation results in a 7-nm FinFET at a 0.5 V show that the SLE10T improves read stability by at least <inline-formula> <tex-math notation="LaTeX">$1.31\times $ </tex-math></inline-formula> compared to read-disturbance SRAMs and offers the second-highest writability, improvement of at least <inline-formula> <tex-math notation="LaTeX">$1.10\times $ </tex-math></inline-formula>. Leakage power dissipation is reduced in the SLE10T by at least <inline-formula> <tex-math notation="LaTeX">$1.10\times $ </tex-math></inline-formula>. Moreover, it improves read/write energy by at least <inline-formula> <tex-math notation="LaTeX">$1.01\times /1.03\times $ </tex-math></inline-formula>. However, the area of the SLE10T bitcell is <inline-formula> <tex-math notation="LaTeX">$0.02~\mu \text{m}^{2}$ </tex-math></inline-formula>, which is <inline-formula> <tex-math notation="LaTeX">$1.657\times /1.318\times $ </tex-math></inline-formula> larger than the conventional 6T/8T bitcell.

[1]  M. Gholipour,et al.  A Single-Bitline 9T SRAM for Low-Power Near-Threshold Operation in FinFET Technology , 2022, Arabian Journal for Science and Engineering.

[2]  M. Gholipour,et al.  A Reliable Low Standby Power 10T SRAM Cell With Expanded Static Noise Margins , 2022, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Neeta Pandey,et al.  A data‐independent 9T SRAM cell with enhanced ION/IOFF ratio and RBL voltage swing in near threshold and sub‐threshold region , 2021, Int. J. Circuit Theory Appl..

[4]  Seong-Ook Jung,et al.  One-Sided Schmitt-Trigger-Based 9T SRAM Cell for Near-Threshold Operation , 2020, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  José G. Delgado-Frias,et al.  Effective Low Leakage 6T and 8T FinFET SRAMs: Using Cells With Reverse-Biased FinFETs, Near-Threshold Operation, and Power Gating , 2020, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Xin Si,et al.  A Half-Select Disturb-Free 11T SRAM Cell With Built-In Write/Read-Assist Scheme for Ultralow-Voltage Operations , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Benton H. Calhoun,et al.  Low-Power Near-Threshold 10T SRAM Bit Cells With Enhanced Data-Independent Read Port Leakage for Array Augmentation in 32-nm CMOS , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Shaahin Hessabi,et al.  A low-power single-ended SRAM in FinFET technology , 2019, AEU - International Journal of Electronics and Communications.

[9]  Manoj Sachdev,et al.  A 290-mV, 3.34-MHz, 6T SRAM With pMOS Access Transistors and Boosted Wordline in 65-nm CMOS Technology , 2018, IEEE Journal of Solid-State Circuits.

[10]  Shaahin Hessabi,et al.  A robust and low-power near-threshold SRAM in 10-nm FinFET technology , 2018 .

[11]  Nikhil Kothari,et al.  A near-threshold 10T differential SRAM cell with high read and write margins for tri-gated FinFET technology , 2017, Integr..

[12]  David Blaauw,et al.  A 23-mW Face Recognition Processor with Mostly-Read 5T Memory in 40-nm CMOS , 2017, IEEE Journal of Solid-State Circuits.

[13]  Jongsun Park,et al.  Half-Select Free and Bit-Line Sharing 9T SRAM for Reliable Supply Voltage Scaling , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Hanwool Jeong,et al.  Power-Gated 9T SRAM Cell for Low-Energy Operation , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Saurabh Sinha,et al.  ASAP7: A 7-nm finFET predictive process design kit , 2016, Microelectron. J..

[16]  Hanwool Jeong,et al.  Single Bit-Line 7T SRAM Cell for Near-Threshold Voltage Operation With Enhanced Performance and Energy in 14 nm FinFET Technology , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Mohd. Hasan,et al.  Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Sied Mehdi Fakhraie,et al.  A 256-kb 9T Near-Threshold SRAM With 1k Cells per Bitline and Enhanced Write and Read Operations , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Seong-Ook Jung,et al.  Single-Ended 9T SRAM Cell for Near-Threshold Voltage Operation With Enhanced Read Performance in 22-nm FinFET Technology , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  Behzad Ebrahimi,et al.  A near-threshold 7T SRAM cell with high write and read margins and low write time for sub-20 nm FinFET technologies , 2015, Integr..

[21]  Chunyu Peng,et al.  Efficient replica bitline technique for variation-tolerant timing generation scheme of SRAM sense amplifiers , 2015 .

[22]  Mansun Chan,et al.  Eight-FinFET Fully Differential SRAM Cell With Enhanced Read and Write Voltage Margins , 2015, IEEE Transactions on Electron Devices.

[23]  Jun Zhou,et al.  Design of an Ultra-low Voltage 9T SRAM With Equalized Bitline Leakage and CAM-Assisted Energy Efficiency Improvement , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Cristina Meinhardt,et al.  Predictive evaluation of electrical characteristics of sub-22 nm FinFET technologies under device geometry variations , 2014, Microelectron. Reliab..

[25]  Ming-Hsien Tu,et al.  40 nm Bit-Interleaving 12T Subthreshold SRAM With Data-Aware Write-Assist , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[26]  Volkan Kursun,et al.  A novel 6T SRAM cell with asymmetrically gate underlap engineered FinFETs for enhanced read data stability and write ability , 2013, International Symposium on Quality Electronic Design (ISQED).

[27]  Wei Hwang,et al.  Design and Iso-Area $V_{\min}$ Analysis of 9T Subthreshold SRAM With Bit-Interleaving Scheme in 65-nm CMOS , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[28]  K. Banerjee,et al.  Grain-Orientation Induced Work Function Variation in Nanoscale Metal-Gate Transistors—Part II: Implications for Process, Device, and Circuit Design , 2010, IEEE Transactions on Electron Devices.

[29]  Kaushik Roy,et al.  A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[30]  R.H. Dennard,et al.  An 8T-SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches , 2008, IEEE Journal of Solid-State Circuits.

[31]  K. Roy,et al.  A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM , 2007, IEEE Journal of Solid-State Circuits.

[32]  Seong-Ook Jung,et al.  Differential Read/Write 7T SRAM With Bit-Interleaved Structure for Near-Threshold Operation , 2021, IEEE Access.

[33]  C. B. Kushwah,et al.  A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.