3D VLSI Non-Slicing Floor Planning using Modified Corner List Representation
暂无分享,去创建一个
[1] Yici Cai,et al. Corner block list: an effective and efficient topological representation of non-slicing floorplan , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).
[2] Yao-Wen Chang,et al. TCG: a transitive closure graph-based representation for non-slicing floorplans , 2001, DAC '01.
[3] Hideki Asai,et al. Invited Paper Three-Dimensional Module Packing Using 3DBSG Structure , 2005 .
[4] Yoji Kajitani,et al. VLSI module placement based on rectangle-packing by the sequence-pair , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Harikrishnan Ramiah,et al. Variable-Order Ant System for VLSI multiobjective floorplanning , 2013, Appl. Soft Comput..
[6] Yoji Kajitani,et al. Module packing based on the BSG-structure and IC layout applications , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Chikaaki Kodama,et al. Evaluation of 3D-packing representations for scheduling of dynamically reconfigurable systems , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[8] P. Sasipriya,et al. A Low Power Multiplier using a 24-Transistor Latch Adder , 2015 .
[9] R. Otten. Automatic Floorplan Design , 1982, DAC 1982.
[10] Philip G. Emma,et al. Interconnects in the Third Dimension: Design Challenges for 3D ICs , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[11] Srinivas Katkoori,et al. Ant colony system application to macrocell overlap removal , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[12] Yoji Kajitani,et al. The 3 D-Packing by Meta Data Structure and Packing Heuristics , 2000 .