An 80 Gbit/s 1:2 demultiplexer in InP-based HEMT technology

An 80 Gbit/s 1:2 demultiplexer (DEMUX) is presented that was fabricated using 0.1-/spl mu/m-gate-length InP-based HEMT technology. A data input buffer with a common-gate amplifier in front is employed to achieve a low return loss over wide frequency range and to suppress signal distortion, which is mainly caused by multiple reflections between a DEMUX chip and a signal source. A DEMUX core consisting of a D-type flip-flop (FF) and a tri-stage FF assures the edge alignment of two channels of de-serialized signals. The 1:2 DEMUX operated at up to 80 Gbit/s, which was limited by our measurement equipment. At that bit-rate, the input sensitivity and clock phase margin estimated from monitoring eye-openings were about 100 mVp-p and 160 degrees, respectively. The skew of the two output signals was only 2 ps.

[1]  Josef Bock,et al.  46 Gb/s DEMUX, 50 Gb/s MUX, and 30 GHz static frequency divider in silicon bipolar technology , 1996 .

[2]  Eiichi Sano,et al.  46 Gbit/s multiplexer and 40 Gbit/s demultiplexer IC modules using InAlAs/InGaAs/InP HEMTs , 1996 .

[3]  M. Wurzer,et al.  60 Gbit/s regenerating demultiplexer in SiGe bipolar technology , 1997 .

[4]  T. Takahashi,et al.  40-Gbit/s D-type flip-flop and multiplexer circuits using InP HEMT , 2001, 2001 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium (IEEE Cat. No.01CH37173).

[5]  M. Nishi,et al.  Stable and uniform InAlAs/InGaAs HEMT ICs for 40-Gbit/s optical communication systems , 2001, Conference Proceedings. 2001 International Conference on Indium Phosphide and Related Materials. 13th IPRM (Cat. No.01CH37198).

[6]  Yasuhiro Nakasha,et al.  Highly uniform InAlAs-InGaAs HEMT technology for high-speed optical communication system ICs , 2003 .

[7]  T. Suzuki,et al.  Improvement of circuit-speed of HEMTs IC by reducing the parasitic capacitance , 2003, IEEE International Electron Devices Meeting 2003.

[8]  T. Hirose,et al.  A 80-Gbit/s D-type flip-flop circuit using InP HEMT technology , 2003 .

[9]  T. Suzuki,et al.  A 100-Gbit/s 2:1 multiplexer in InP HEMT technology , 2003, IEEE MTT-S International Microwave Symposium Digest, 2003.

[10]  T. Suzuki,et al.  A 80-gbit/s D-type flip-flop circuit using InP HEMT technology , 2003, IEEE Journal of Solid-State Circuits.

[11]  Z. Yamazaki,et al.  110Gb/s multiplexing and demultiplexing ICs , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).