论文信息 - Efficient replica bitline technique for variation-tolerant timing generation scheme of SRAM sense amplifiers

Efficient replica bitline technique for variation-tolerant timing generation scheme of SRAM sense amplifiers

An efficient replica bitline (RBL) technique for reducing the variation of sense amplifier enable (SAE) timing is proposed. Both RBLs and four-fold replica cells compared with the conventional RBL technique are utilised to favour the desired operations. Simulation results show that the standard deviation of SAE can be suppressed by 44.25% and the cycle time is also reduced by ∼30% at a 0.8 V supply voltage in TSMC 65 nm technology. Additionally, the area of the proposed scheme is nearly the same as that of the conventional RBL scheme.

[1] Bharadwaj Amrutur,et al. A replica technique for wordline and sense control in low-power SRAM's , 1998, IEEE J. Solid State Circuits.

[2] Atsushi Kawasumi,et al. A digitized replica bitline delay technique for random-variation-tolerant timing generation of SRAM sense amplifiers , 2010, 2010 IEEE Asian Solid-State Circuits Conference.

[3] Jianhui Wu,et al. A Multiple-Stage Parallel Replica-Bitline Delay Addition Technique for Reducing Timing Variation of SRAM Sense Amplifiers , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.