A parallel multi-pattern PRBS generator and BER tester for 40/sup +/ Gbps Serdes applications

This paper presents the design of a programmable PRBS generator and a BER tester according to CCITT recommendations. Implemented in a parallel feedback configuration, this IC features PRBS generation of the sequences of length 2/sup 7/-1, 2/sup 10/-1, 2/sup 15/-1, 2/sup 23/-1 and 2/sup 31/-1 b for up to 40+Gbps Serdes applications with 1:16 multiplexing and demultiplexing. The mark densities of 1/2, 1/4 and 1/8 for each of the patterns are also selectable. This IC could be used as a low cost substitute for more expensive bit error rate test system. Implemented in a 0.18 /spl mu/m CMOS process, the total power dissipation is 141 mW.

[1]  J. O'Reilly.  Series-parallel generation of m-sequences , 1975 .

[2]  R. Malasani,et al.  A SiGe 10-Gb/s multi-pattern bit error rate tester , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.

[3]  Hui Wang,et al.  Low-power fully integrated 10-Gb/s SONET/SDH transceiver in 0.13-μm CMOS , 2003, IEEE J. Solid State Circuits.

[4]  K. Ohhata,et al.  43 Gb/s full-rate-clock 16:1 multiplexer and 1:16 demultiplexer with SFI-5 interface in SiGe BiCMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[5]  V. Condito,et al.  40-43-Gb/s OC-768 16: 1 MUX/CMU chipset with SFI-5 compliance , 2003, IEEE J. Solid State Circuits.