Through silicon vias filled with planarized carbon nanotube bundles

The feasibility of using carbon nanotube (CNT) bundles as the fillers of through silicon vias (TSVs) has been demonstrated. CNT bundles are synthesized directly inside TSVs by thermal chemical vapor deposition (TCVD). The growth of CNTs in vias is found to be highly dependent on the geometric dimensions and arrangement patterns of the vias at atmospheric pressure. The CNT-Si structure is planarized by a combined lapping and polishing process to achieve both a high removal rate and a fine surface finish. Electrical tests of the CNT TSVs have been performed and their electrical resistance was found to be in the few hundred ohms range. The reasons for the high electrical resistance have been discussed and possible methods to decrease the electrical resistance have been proposed.

[1]  T. Ebbesen,et al.  Exceptionally high Young's modulus observed for individual carbon nanotubes , 1996, Nature.

[2]  R. Superfine,et al.  Bending and buckling of carbon nanotubes under large strain , 1997, Nature.

[3]  R. Boudreau.  Foreword contributions from the 50th electronic components and technology conference , 2001 .

[4]  P. Ajayan,et al.  Reliability and current carrying capacity of carbon nanotubes , 2001 .

[5]  W. D. de Heer,et al.  Carbon Nanotubes--the Route Toward Applications , 2002, Science.

[6]  Franz Kreupl,et al.  Carbon nanotubes in interconnect applications , 2002 .

[7]  M. Meyyappan,et al.  Bottom-up approach for carbon nanotube interconnects , 2003 .

[8]  E. Campbell,et al.  High growth rates and wall decoration of carbon nanotubes grown by plasma-enhanced chemical vapour deposition , 2004 .

[9]  Bin Liu,et al.  Thermal Expansion of Single Wall Carbon Nanotubes , 2004 .

[10]  A. Kawabata,et al.  Mechanical Polishing Technique for Carbon Nanotube Interconnects in ULSIs , 2004 .

[11]  Stephen Jesse,et al.  In situ measurements and modeling of carbon nanotube array growth kinetics during chemical vapor deposition , 2005 .

[12]  Z. Rahman,et al.  Architectural implications and process development of 3-D VLSI Z-axis interconnects using through silicon vias , 2005, IEEE Transactions on Advanced Packaging.

[13]  S. Burkett,et al.  Process integration for through-silicon vias , 2005 .

[14]  Masahiro Horibe,et al.  Electrical Properties of Carbon Nanotube Bundles for Future Via Interconnects , 2005 .

[15]  Alexey Bezryadin,et al.  Quasi-ballistic electron transport in as-produced and annealed multiwall carbon nanotubes , 2005 .

[16]  J. Meindl,et al.  Compact physical models for multiwall carbon-nanotube interconnects , 2006, IEEE Electron Device Letters.

[17]  R.R. Tummala.  Moore's law meets its match (system-on-package) , 2006, IEEE Spectrum.

[18]  K. Hata,et al.  Shape-engineerable and highly densely packed single-walled carbon nanotubes and their application as super-capacitor electrodes , 2006, Nature materials.

[19]  Brian L. Wardle,et al.  Fabrication of composite microstructures by capillarity-driven wetting of aligned carbon nanotubes with polymers , 2007 .

[20]  H. Kawarada,et al.  Low temperature grown carbon nanotube interconnects using inner shells by chemical mechanical polishing , 2007 .

[21]  J. Miao,et al.  Aligned carbon nanotubes for through-wafer interconnects , 2007 .

[22]  Kerry Bernstein,et al.  Thermomechanical modeling of 3D electronic packages , 2008, IBM J. Res. Dev..

[23]  Philip G. Emma,et al.  Is 3D chip technology the next growth engine for performance improvement? , 2008, IBM J. Res. Dev..

[24]  Shinobu Fujita,et al.  A 1 GHz integrated circuit with carbon nanotube interconnects and silicon transistors. , 2008, Nano letters.

[25]  H. Wong,et al.  Assembly and Electrical Characterization of Multiwall Carbon Nanotube Interconnects , 2008, IEEE Transactions on Nanotechnology.

[26]  Mitsumasa Koyanagi,et al.  Tungsten Through-Silicon Via Technology for Three-Dimensional LSIs , 2008 .

[27]  W. Choi,et al.  Controlled growth and electrical characterization of bent single-walled carbon nanotubes , 2008, Nanotechnology.

[28]  N. Olofsson,et al.  Effect of catalyst pattern geometry on the growth of vertically aligned carbon nanotube arrays , 2009 .

[29]  Jung-Lok Yu,et al.  Zinc and Tin-Zinc Via-Filling for the Formation of Through-Silicon Vias in a System-in-Package , 2009 .