Input support minimization for efficient PLD and FPGA synthesis