Sharing Logic for Built-In Generationof Functional Broadside Tests

When built-in test generation is used for a design that can be partitioned into logic blocks, it is advantageous to identify groups of blocks whose tests have similar characteristics, and use the same built-in test generation logic for the blocks in each group. This paper studies this issue for a built-in test generation method that produces functional broadside tests. Functional broadside tests are important for addressing overtesting of delay faults as well as avoiding excessive power dissipation during test application. The paper discusses the design of the test generation logic for a group of logic blocks, and the selection of the groups.

[1]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[2]  Bashir M. Al-Hashimi,et al.  Dual multiple-polynomial LFSR for low-power mixed-mode BIST , 2003 .

[3]  Dimitris Gizopoulos,et al.  Recursive Pseudo-Exhaustive Two-Pattern Generation , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Nur A. Touba,et al.  Low power BIST based on scan partitioning , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[5]  Enamul Amyeen,et al.  Logic BIST silicon debug and volume diagnosis methodology , 2011, 2011 IEEE International Test Conference.

[6]  Irith Pomeranz.  Built-In Generation of Functional Broadside Tests Using a Fixed Hardware Structure , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Nandu Tendolkar,et al.  Test methodology for Freescale's high performance e600 core based on PowerPC/spl reg/ instruction set architecture , 2005, IEEE International Conference on Test, 2005..

[8]  Kwang-Ting Cheng,et al.  Pseudo-functional scan-based BIST for delay fault , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[9]  Jürgen Schlöffel,et al.  Deterministic Logic BIST for Transition Fault Testing , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[10]  Stephen Pateras.  Achieving at-speed structural test , 2003, IEEE Design & Test of Computers.

[11]  R. Madhusudhanan,et al.  A BIST TPG for Low Power Dissipation and High Fault Coverage , 2009 .

[12]  A. Arulmurugan,et al.  Survey of low power testing of VLSI circuits , 2012, 2012 International Conference on Computer Communication and Informatics.

[13]  Irith Pomeranz,et al.  Scan BIST targeting transition faults using a Markov source , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).

[14]  Wen-Ben Jone,et al.  Using Launch-on-Capture for Testing Scan Designs Containing Synchronous and Asynchronous Clock Domains , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.