Intrinsic Embedded Hardware Evolution of Block-based Neural Networks

An intrinsic embedded online evolution system has been designed using Block-based neural networks and implemented on Xilinx VirtexIIPro FPGAs. The designed network can dynamically adapt its structure and parameters to input data pattern variations without any FPGA reconfiguration overheads, overcoming a major bottleneck for online evolution systems. With increasing speeds of silicon hardware and availability of faster embedded processors in the near future, a wide spread deployment of these platforms is becoming possible.

[1]  G.-P.K. Economou,et al.  FPGA implementation of artificial neural networks: an application on medical expert systems , 1994, Proceedings of the Fourth International Conference on Microelectronics for Neural Networks and Fuzzy Systems.

[2]  Seong G. Kong,et al.  FPGA Implementation of Evolvable Block-based Neural Networks , 2006, 2006 IEEE International Conference on Evolutionary Computation.

[3]  Shawki Areibi,et al.  Feasibility of Floating-Point Arithmetic in FPGA based Artificial Neural Networks , 2002 .

[4]  Steven A. Guccione,et al.  Classification and Performance of Reconfigurable Architectures , 1995, FPL.

[5]  Jihan Zhu,et al.  FPGA Implementations of Neural Networks - A Survey of a Decade of Progress , 2003, FPL.

[6]  Seong-Gon Kong,et al.  Pattern recognition with block-based neural networks , 2002, Proceedings of the 2002 International Joint Conference on Neural Networks. IJCNN'02 (Cat. No.02CH37290).

[7]  Anton Kummert,et al.  FPGA implementation of a neural network for a real-time hand tracking system , 2002, Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002.

[8]  Demessie Girma,et al.  Artificial Neural Network Implementation on a Fine-Grained FPGA , 1994, FPL.

[9]  W. E. Blanz,et al.  GANGLION-a fast field-programmable gate array implementation of a connectionist classifier , 1992 .

[10]  Valentina Salapura.  Neural networks using bit stream arithmetic: a space efficient implementation , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[11]  Steven A. Guccione,et al.  Neural network implementation using reconfigurable architectures , 1994 .

[12]  Brad Hutchings,et al.  Density enhancement of a neural network using FPGAs and run-time reconfiguration , 1994, Proceedings of IEEE Workshop on FPGA's for Custom Computing Machines.

[13]  Wei Jiang,et al.  ECG signal classification using block-based neural networks , 2005, Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005..

[14]  Ulrich Rückert,et al.  Implementation of artificial neural networks on a reconfigurable hardware accelerator , 2002, Proceedings 10th Euromicro Workshop on Parallel, Distributed and Network-based Processing.

[15]  Seong-Gon Kong,et al.  Block-based neural networks , 2001, IEEE Trans. Neural Networks.

[16]  Sampath Kumar Kothandaraman,et al.  Implementation of Block-based Neural Networks on Reconfigurable Computing Platforms , 2004 .

[17]  S.G. Kong.  Time series prediction with evolvable block-based neural networks , 2004, 2004 IEEE International Joint Conference on Neural Networks (IEEE Cat. No.04CH37541).

[18]  John Shawe-Taylor,et al.  Emergent activation functions from a stochastic bit-stream neuron , 1994 .

[19]  Francisco José Ballester-Merelo,et al.  Artificial neural network implementation on a single FPGA of a pipelined on-line backpropagation , 2000, Proceedings 13th International Symposium on System Synthesis.