Minimizing Soft Errors in TCAM Devices: A Probabilistic Approach to Determining Scrubbing Intervals
暂无分享,去创建一个
[1] Sanghyeon Baeg,et al. SRAM Interleaving Distance Selection With a Soft Error Failure Model , 2009, IEEE Transactions on Nuclear Science.
[2] Ali Sheikholeslami,et al. A ternary content-addressable memory (TCAM) based on 4T static storage and including a current-race sensing scheme , 2003, IEEE J. Solid State Circuits.
[3] Manoj Sachdev,et al. A Low-Power Ternary CAM With Positive-Feedback Match-Line Sense Amplifiers , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.
[4] Y. Tosaka,et al. Geometric effect of multiple-bit soft errors induced by cosmic ray neutrons on DRAM's , 2000, IEEE Electron Device Letters.
[5] Kenneth M. Butler,et al. A case study of ir-drop in structured at-speed testing , 2003, International Test Conference, 2003. Proceedings. ITC 2003..
[6] S. S. Chung,et al. Spreading Diversity in Multi-cell Neutron-Induced Upsets with Device Scaling , 2006, IEEE Custom Integrated Circuits Conference 2006.
[7] Ali Sheikholeslami,et al. A mismatch-dependent power allocation technique for match-line sensing in content-addressable memories , 2003 .
[8] M. Igeta,et al. Comprehensive study of soft errors in advanced CMOS circuits with 90/130 nm technology , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[9] Mehmet Sahinoglu,et al. Compound-Poisson Software Reliability Model , 1992, IEEE Trans. Software Eng..
[10] Shubu Mukherjee,et al. Architecture Design for Soft Errors , 2008 .
[11] Bharat L. Bhuva,et al. Design Technique for Mitigation of Soft Errors in Differential Switched-Capacitor Circuits , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.
[12] Irith Pomeranz,et al. On reducing peak current and power during test , 2005, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05).
[13] Hans Jürgen Mattausch,et al. A Reliability-Enhanced TCAM Architecture with Associated Embedded DRAM and ECC , 2006, IEICE Trans. Electron..
[14] H. Puchner,et al. Investigation of multi-bit upsets in a 150 nm technology SRAM device , 2005, IEEE Transactions on Nuclear Science.
[15] Tryggve Fossum,et al. Cache scrubbing in microprocessors: myth or necessity? , 2004, 10th IEEE Pacific Rim International Symposium on Dependable Computing, 2004. Proceedings..
[16] Sanghyeon Baeg. Low-Power Ternary Content-Addressable Memory Design Using a Segmented Match Line , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.