论文信息 - A sub-0.5 V dynamic threshold PMOS (DTPMOS) scheme for bulk CMOS technologies

A sub-0.5 V dynamic threshold PMOS (DTPMOS) scheme for bulk CMOS technologies

A new dynamic threshold PMOS (DTPMOS) scheme is presented. In this scheme, the gate of a PMOS transistor is connected to its well in a conventional bulk CMOS technology. This technique results in improved switching speed compared to conventional CMOS in the sub-0.5 V regime. A 32-bit carry skip adder is designed for low voltage, low energy applications using the DTPMOS scheme. This adder consumes only 0.25 pJ of energy at a frequency of 5 MHz. The proposed design results in a 64% reduction in delay and 26% saving in energy compared to the conventional CMOS implementation.

Manoj Sachdev | Mohamed Elgebaly

[1] Wei Jin,et al. On the power dissipation in dynamic threshold silicon-on-insulator CMOS inverter , 1997, ISLPED '97.

[2] Jeffrey Bokor,et al. Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage VLSI , 1997 .

[3] V. Kantabutra. Designing optimum carry-skip adders , 1991, [1991] Proceedings 10th IEEE Symposium on Computer Arithmetic.

[4] Jan M. Rabaey,et al. Digital Integrated Circuits: A Design Perspective , 1995 .

[5] Mohamed I. Elmasry,et al. Circuit/architecture for low-power high-performance 32-bit adder , 1995, Proceedings. Fifth Great Lakes Symposium on VLSI.

[6] Mansun Chan,et al. On the power dissipation in dynamic threshold silicon-on-insulator CMOS inverter , 1998 .

[7] T. Sakurai,et al. A super cut-off CMOS (SCCMOS) scheme for 0.5-V supply voltage with picoampere stand-by current , 2000, IEEE Journal of Solid-State Circuits.

[8] Wolfgang Fichtner,et al. Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.