Equalization of interconnect propagation delay with negative group delay active circuits

In this paper, we propose a technique to compensate the propagation delay and losses in VLSI interconnects by using negative group delay (NGD) active circuits. This study uses the RLC models of interconnect lines currently considered in VLSI circuits. The circuit proposed here is based on a cell consisting of a Field Effect Transistor (FET) in parallel with a series RL passive network. We also describe the synthesis method to achieve simultaneousely a significant negative group delay and gain. Simulations allow us to first verify the performance of the NGD circuit and also show a restoration of the distorted signal shape as well as a reduction of propagation delay.

[1]  Andrew B. Kahng,et al.  An analytical delay model for RLC interconnects , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  W. C. Elmore The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[3]  W. Bandurski,et al.  Effect of inductance on interconnect propagation delay in VLSI circuits , 2004, Proceedings. 8th IEEE Workshop on Signal Propagation on Interconnects.

[4]  E. Friedman,et al.  Equivalent Elmore delay for RLC trees , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[5]  A. Perennec,et al.  Synthesis of Broadband Negative Group Delay Active Circuits , 2007, 2007 IEEE/MTT-S International Microwave Symposium.

[6]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[7]  George V. Eleftheriades,et al.  Periodically loaded transmission line with effective negative refractive index and negative group velocity , 2003 .

[8]  Jason Cong,et al.  Performance optimization of VLSI interconnect layout , 1996, Integr..

[9]  Yehea I. Ismail,et al.  Effects of inductance on the propagation delay and repeater insertion in VLSI circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Gerard V. Kopcsay,et al.  High-Speed Signal Propagation on Lossy Transmission Lines , 1990, IBM J. Res. Dev..

[11]  Walter Anheier,et al.  Test Pattern Generation Based on Predicted Signal Integrity Loss through Reduced Order Interconnect Model , 2004 .

[12]  Yehea I. Ismail,et al.  Equivalent Elmore delay for RLC trees , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..