LFSROM an algorithm for automatic design synthesis of hardware test pattern generator

The characteristic of the on-chip test pattern generator (TPG) is of prime importance for the overall quality of the test of a circuit with built-in self-test (BIST). The authors describe in this paper a new TPG architecture which is basically composed of a shift register (SR), an OR gate network and a set of multiplexers. It is called a LFSROM and it can be easily designed in a relatively short time for even large test sets. The design synthesis algorithm is described in a step-by-step way by use of a real example so as to show clearly the key parameters to be considered in the design of such an architecture. Furthermore, the silicon area of the LFSROM has been found to be smaller than that of a ROM for the example considered.<<ETX>>

[1]  Corot W. Starke,et al.  Built-In Test for CMOS Circuits , 1984, ITC.

[2]  Sheldon B. Akers,et al.  Test set embedding in a built-in self-test environment , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[3]  F. Brglez,et al.  A neutral netlists of 10 combinational circuits and a target translator in FORTRAN , 1985 .

[4]  Eduard Cerny,et al.  A Class of Test Generators for Built-In Testing , 1983, IEEE Transactions on Computers.

[5]  Wilfried Daehn,et al.  Hardware Test Pattern Generation for Built-In Testing , 1981, International Test Conference.

[6]  Janak H. Patel,et al.  Design of Test Pattern Generators for Built-In Test , 1984, ITC.

[7]  Edward J. McCluskey,et al.  Circuits for Pseudo-Exhaustive Test Pattern Generation. , 1986 .

[8]  C. Dufaza,et al.  LFSROM: Basic Principle and BIST application , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.

[9]  John P. Hayes,et al.  BUILT-IN TESTING APPROACH FOR REGULAR VLSI CIRCUITS. , 1985 .

[10]  Edward J. McCluskey,et al.  Circuits for pseudoexhaustive test pattern generation , 1986, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Christian Landrault,et al.  BIST linear generator based on complemented outputs , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.

[12]  D. Michael Miller,et al.  The analysis of one-dimensional linear cellular automata and their aliasing properties , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Thomas W. Williams,et al.  Design for Testability - A Survey , 1982, IEEE Trans. Computers.

[14]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .