An image processor for convolution and correlation of binary images implemented in FPGA

This work presents the design and implementation of an image processor for convolution and correlation operations of black and white images using Xilinx ISE® tools. The design contains an UART module, which purpose is to allow the processor to communicate serially with other devices that use this protocol. The measures of time obtained in the processor simulation solving correlation and convolution operations, with and without the UART module are presented, and its comparison versus the time that MATLAB® takes to process the same operations with the same images.

[1]  B. V. K. Vijaya Kumar,et al.  Correlation Pattern Recognition , 2002 .

[2]  P.K. Meher,et al.  An embedded face recognition system on A VLSI array architecture and its FPGA implementation , 2008, 2008 34th Annual Conference of IEEE Industrial Electronics.

[3]  Ernest Jamro,et al.  Implementation image data convolutions operations in FPGA reconfigurable structures for real-time vision systems , 2000, Proceedings International Conference on Information Technology: Coding and Computing (Cat. No.PR00540).

[4]  G. B. Wakhle,et al.  Synthesis and Implementation of UART Using VHDL Codes , 2012, 2012 International Symposium on Computer, Consumer and Control.

[5]  Yi-yuan Fang,et al.  Design and Simulation of UART Serial Communication Module Based on VHDL , 2011, 2011 3rd International Workshop on Intelligent Systems and Applications.

[6]  Hideharu Amano,et al.  A High Speed License Plate Recognition System on an FPGA , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[7]  Ernest Jamro,et al.  Convolution operation implemented in FPGA structures for real-time image processing , 2001, ISPA 2001. Proceedings of the 2nd International Symposium on Image and Signal Processing and Analysis. In conjunction with 23rd International Conference on Information Technology Interfaces (IEEE Cat..

[8]  Rafael C. González,et al.  Local Determination of a Moving Contrast Edge , 1985, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[9]  V. O. Roda,et al.  Image convolution processing: A GPU versus FPGA comparison , 2012, 2012 VIII Southern Conference on Programmable Logic.

[10]  Ponomaryov Volodymyr,et al.  Recognition FPGA system for detection of anomalies in mammograms , 2010, 2010 INTERNATIONAL KHARKOV SYMPOSIUM ON PHYSICS AND ENGINEERING OF MICROWAVES, MILLIMETER AND SUBMILLIMETER WAVES.