Performance and Power Consumption Analysis of DVFS-Enabled H.264 Decoder on Heterogeneous Multi-Core Platform

Power consumption becomes a very important criterion for the portable embedded devices and, therefore, many Dynamic Voltage/Frequency Scaling (DVFS) techniques have been introduced. This paper is trying to break down and analyze the power consumed by three main components, DSP logic, local memory, and the external DDR2, of a multi-core SoC platform. There are four configurations for this SoC platform: one DSP with full and half clock rates and two DSP’s with full and half clock rates. The DSP’s in the SoC are clone in the hardware architecture and execute the same H.264/AVC decoder software in all scenarios. With this breakdown, we can figure out the key factors for energy saving and further offer some valuable suggestions for the power management and embedded multi-core SoC designs.

[1]  Kang G. Shin,et al.  Real-time dynamic voltage scaling for low-power embedded operating systems , 2001, SOSP.

[2]  Ajay Luthra,et al.  Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..

[3]  Seongsoo Lee.  Low-Power Video Decoding on a Variable Voltage Processor for Mobile Multimedia Applications , 2005 .

[4]  Shau-Yin Tseng,et al.  PAC DSP Core and Its Applications , 2006, 2006 IEEE Asian Solid-State Circuits Conference.

[5]  Shau-Yin Tseng,et al.  Implementation and Optimization of DSP Suspend Resume on Dual-Core SOC , 2009, 2009 International Conference on Embedded Software and Systems.

[6]  Myungchul Kim,et al.  A Comparative Study of Dynamic Voltage Scaling Techniques for Low-Power Video Decoding , 2003, Embedded Systems and Applications.

[7]  Shau-Yin Tseng,et al.  An Efficient DMA Controller for Multimedia Application in MPU Based SOC , 2007, 2007 IEEE International Conference on Multimedia and Expo.

[8]  Shau-Yin Tseng,et al.  Power Aware H.264/AVC Video Player on PAC Dual-Core SoC Platform , 2006, EUC.

[9]  Itu-T and Iso Iec Jtc.  Advanced video coding for generic audiovisual services , 2010 .

[10]  Gary J. Sullivan,et al.  Rate-constrained coder control and comparison of video coding standards , 2003, IEEE Trans. Circuits Syst. Video Technol..

[11]  Ming Wei Chang,et al.  DVFS Aware Techniques on Parallel Architecture Core (PAC) Platform , 2008, 2008 International Conference on Embedded Software and Systems Symposia.

[12]  Tatsuya Mori,et al.  A Power, Performance Scalable Eight-Cores Media Processor for Mobile Multimedia Applications , 2009, IEEE Journal of Solid-State Circuits.

[13]  H. Arakida,et al.  A power, performance scalable eight-cores media processor for mobile multimedia applications , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[14]  M. Fukuma,et al.  A 1 GIPS 1 W single-chip tightly-coupled four-way multiprocessor with architecture support for multiple control flow execution , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).