Efficient Execution of Networked MPSoC Models by Exploiting Multiple Platform Levels

Novel embedded applications are characterized by increasing requirements on processing performance as well as the demand for communication between several or many devices. Networked Multiprocessor System-on-Chips (MPSoCs) are a possible solution to cope with this increasing complexity. Such systems require a detailed exploration on both architectures and system design. An approach that allows investigating interdependencies between system and network domain is the cooperative execution of system design tools with a network simulator. Within previous work, synchronization mechanisms have been developed for parallel system simulation and system/network co-simulation using the high level architecture (HLA). Within this contribution, a methodology is presented that extends previous work with further building blocks towards a construction kit for system/network co-simulation. The methodology facilitates flexible assembly of components and adaptation to the specific needs of use cases in terms of performance and accuracy. Underlying concepts and made extensions are discussed in detail. Benefits are substantiated by means of various benchmarks.

[1]  Friedemann Mattern,et al.  Efficient Algorithms for Distributed Snapshots and Global Virtual Time Approximation , 1993, J. Parallel Distributed Comput..

[2]  Yuanyuan Yang,et al.  A Flexible Platform for Hardware-Aware Network Experiments and a Case Study on Wireless Network Coding , 2010, INFOCOM.

[3]  Holm Rauchfuss,et al.  A Cosimulation Framework for a Distributed System of Systems , 2008, 2008 IEEE 68th Vehicular Technology Conference.

[4]  Fernando Gehm Moraes,et al.  HeMPS - a framework for NoC-based MPSoC generation , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[5]  Jean-Baptiste Chaudron,et al.  Design and model-checking techniques applied to real-time RTI time management , 2011 .

[6]  A. Varga,et al.  THE OMNET++ DISCRETE EVENT SIMULATION SYSTEM , 2003 .

[7]  Richard M. Fujimoto,et al.  Parallel and Distribution Simulation Systems , 1999 .

[8]  Richard M. Fujimoto.  Parallel simulation: distributed simulation systems , 2003, WSC '03.

[9]  Christoph Roth,et al.  Flexible and efficient co-simulation of networked embedded devices , 2011, SBCCI '11.

[10]  Patrick Schaumont,et al.  A software-hardware emulator for sensor networks , 2011, 2011 8th Annual IEEE Communications Society Conference on Sensor, Mesh and Ad Hoc Communications and Networks.

[11]  Fernando Gehm Moraes,et al.  HERMES: an infrastructure for low area overhead packet-switching networks on chip , 2004, Integr..

[12]  Klaus Wehrle,et al.  Synchronized network emulation: matching prototypes with complex simulations , 2008, PERV.

[13]  Ahmed Amine Jerraya,et al.  Integrating Abstract NoC Models within MPSoC Design , 2008, 2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping.

[14]  Frank Ghenassia.  Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems , 2010 .

[15]  Leandro Soares Indrusiak,et al.  Evaluating the impact of communication latency on applications running over on-chip multiprocessing platforms: A layered approach , 2010, 2010 8th IEEE International Conference on Industrial Informatics.

[16]  Franco Fummi,et al.  System/network design-space exploration based on TLM for networked embedded systems , 2010, TECS.

[17]  Robbert van Renesse,et al.  JiST: an efficient approach to simulation using virtual machines: Research Articles , 2005 .

[18]  Alain Greiner,et al.  Parallel TLM simulation of MPSoC on SMP workstations: Influence of communication locality , 2010, 2010 International Conference on Microelectronics.

[19]  Boris D. Lubachevsky,et al.  Efficient distributed event-driven simulations of multiple-loop networks , 1988, CACM.

[20]  Eric Noulard,et al.  CERTI, an Open Source RTI, why and how , 2009 .

[21]  Robbert van Renesse,et al.  JiST: an efficient approach to simulation using virtual machines , 2005, Softw. Pract. Exp..

[22]  Helen Gill,et al.  Cyber-Physical Systems , 2019, 2019 IEEE International Conference on Mechatronics (ICM).

[23]  Massimo Poncino,et al.  Modeling network embedded systems with NS-2 and SystemC , 2002, ICCSC'02. 1st IEEE International Conference on Circuits and Systems for Communications. Proceedings (IEEE Cat. No.02EX605).

[24]  Brian Beckman,et al.  Time warp operating system , 1987, SOSP '87.

[25]  Massimo Poncino,et al.  A timing-accurate modeling and simulation environment for networked embedded systems , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[26]  Kevin R. Fall,et al.  Network emulation in the VINT/NS simulator , 1999, Proceedings IEEE International Symposium on Computers and Communications (Cat. No.PR00250).

[27]  K. Mani Chandy,et al.  Distributed Simulation: A Case Study in Design and Verification of Distributed Programs , 1979, IEEE Transactions on Software Engineering.

[28]  Christoph Roth,et al.  Modular Framework for Multi-level Multi-device MPSoC Simulation , 2011, 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum.

[29]  Steffen Straßburger,et al.  Future trends in distributed simulation and distributed virtual environments: Results of a peer study , 2008, 2008 Winter Simulation Conference.

[30]  Leandro Soares Indrusiak,et al.  Exploring NoC-Based MPSoC Design Space with Power Estimation Models , 2011, IEEE Design & Test of Computers.