Asynchronous circuit design on reconfigurable devices

This paper presents the design of asynchronous circuits on synchronous FPGAs and CPLDs. Different design styles have been investigated through the implementation of dual-rail full adders and ripple carry adders, as well as self-timed ring based applications. The comparison analysis has been carried out by prototyping the circuits on standard programmable logic devices, and using the development tools provided by vendors. Although the feasibility of asynchronous circuits has been demonstrated in such devices, the experimental results clearly show the inefficiency of such a kind of digital system implementation. This is mainly due to the architecture characteristics of the programmable devices and the logic synthesis realized by the development environments. Remarks and suggestions are derived from this study for a new FPGA architecture devoted to asynchronous design.

[1]  Scott A. Brandt,et al.  NULL Convention Logic/sup TM/: a complete and consistent logic for asynchronous digital circuit synthesis , 1996, Proceedings of International Conference on Application Specific Systems, Architectures and Processors: ASAP '96.

[2]  Carl Ebeling,et al.  An FPGA for implementing asynchronous circuits , 1994, IEEE Design & Test of Computers.

[3]  Michael L. Dertouzos,et al.  Threshold Logic: A Synthesis Approach , 1965 .

[4]  Erik Brunvand,et al.  Using FPGAs to prototype a self-timed floating point co-processor , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[5]  Wayne Luk,et al.  Reconfigurable computing: architectures and design methods , 2005 .

[6]  Jens Sparsø,et al.  Principles of Asynchronous Circuit Design , 2001 .

[7]  M. Renaudin,et al.  FPGA architecture for multi-style asynchronous logic [full-adder example] , 2005, Design, Automation and Test in Europe.

[8]  Laurent Fesquet,et al.  FPGA Architecture for Multi-Style Asynchronous Logic , 2007 .

[9]  K. Meekins,et al.  Delay insensitive NCL reconfigurable logic , 2002, Proceedings, IEEE Aerospace Conference.

[10]  R. Payne,et al.  Asynchronous FPGA architectures , 1996 .

[11]  John Teifel,et al.  A high-performance asynchronous FPGA: test results , 2005, 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05).

[12]  Juan Suardíaz Muro,et al.  Rapid prototyping of a self-timed ALU with FPGAs , 2005, 2005 International Conference on Reconfigurable Computing and FPGAs (ReConFig'05).

[13]  John Teifel,et al.  An asynchronous dataflow FPGA architecture , 2004, IEEE Transactions on Computers.

[14]  Yousaf Zafar,et al.  A novel FPGA compliant micropipeline , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Erik Brunvand,et al.  A comparison of self-timed design using FPGA, CMOS, and GaAs technologies , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[16]  Laurent Fesquet,et al.  Implementing Asynchronous Circuits on LUT Based FPGAs , 2002, FPL.