论文信息 - Energy minimization method for optimal energy-delay extraction

Energy minimization method for optimal energy-delay extraction

In evaluating a design, it is critical to extract the best energy-delay curve, often performed with optimization tools. Such curve can be quickly obtained from our proposed numerical method where the energy at each delay target is minimized by redistribution of gate sizes to balance delay and energy consumption among different stages of the design. Compared to delay-optimized solution, the resulting energy saving is significant, 30%-50%, depending on delay target and design. The results are confirmed with simulation, using Fujitsu's 0.11/spl mu/m, 1.2V CMOS technology.

V.G. Oklobdzija | H.Q. Dao | B.R. Zeydel

[1] Victor V. Zyuban,et al. Inherently Lower-Power High-Performance Superscalar Architectures , 2001, IEEE Trans. Computers.

[2] Sanu Mathew,et al. Energy-delay estimation technique for high-performance microprocessor VLSI adders , 2003, Proceedings 2003 16th IEEE Symposium on Computer Arithmetic.

[3] R.W. Brodersen,et al. Energy–delay tradeoffs in combinational logic using gate sizing and supply voltage optimization , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[4] Steven P. Levitan,et al. VLSI DESIGN OF HIGH-SPEED, LOW-AREA ADDITION CIRCUITRY. , 1987 .

[5] Harold S. Stone,et al. A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations , 1973, IEEE Transactions on Computers.

[6] Vladimir Stojanovic,et al. Methods for true power minimization , 2002, ICCAD 2002.

[7] I. Sutherland,et al. Logical Effort: Designing Fast CMOS Circuits , 1999 .

[8] Vojin G. Oklobdzija,et al. Performance Comparison of VLSI Adders Using Logical Effort , 2002, PATMOS.

[9] Ivan E. Sutherland,et al. Logical effort: designing for speed on the back of an envelope , 1991 .

[10] V. Zyuban,et al. Unified methodology for resolving power-performance tradeoffs at the microarchitectural and circuit levels , 2002, Proceedings of the International Symposium on Low Power Electronics and Design.