Dynamic partially reconfigurable architecture for fast Fourier transform computation

Fast Fourier transform (FFT) is one of the most frequently used computation kernels in modern digital systems, such as in image and signal processing applications. Derivative FFT designs have been proposed for different purposes for a single application. In this work, we propose a novel scalable FFT architecture called dynamic partially reconfigurable fast Fourier transform (DPRFFT) that can support multi-standard applications simultaneously. DPRFFT has multiple pipelines that are time-multiplexed among multiple applications such that significant savings in hardware resources is achieved, under very insignificant performance overhead. DPRFFT performs variable-length FFT from 64 to 8192 points, which cover most of the frequently used modern computing standards.

[1]  Song-Nien Tang,et al.  An Area- and Energy-Efficient Multimode FFT Processor for WPAN/WLAN/WMAN Systems , 2012, IEEE J. Solid State Circuits.

[2]  René van Leuken,et al.  A multistandard FFT processor for wireless system-on-chip implementations , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[3]  Sau-Gee Chen,et al.  Design of an efficient variable-length FFT processor , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[4]  Sau-Gee Chen,et al.  An efficient memory-based FFT architecture , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[5]  E. V. Jones,et al.  A pipelined FFT processor for word-sequential data , 1989, IEEE Trans. Acoust. Speech Signal Process..

[6]  J. Tukey,et al.  An algorithm for the machine calculation of complex Fourier series , 1965 .

[7]  Yoshikazu Miyanaga,et al.  Reconfigurable two-dimensional pipeline FFT processor in OFDM cognitive radio systems , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[8]  Lev Kirischian,et al.  Architecture synthesis methodology for cost-effective run-time reconfigurable systems , 2010, Int. J. Embed. Syst..

[9]  Alvin M. Despain,et al.  Pipeline and Parallel-Pipeline FFT Processors for VLSI Implementations , 1984, IEEE Transactions on Computers.

[10]  Y. Miyanaga,et al.  A study of dynamic reconfigurable FFT processor for OFDM based cognitive radio , 2007, 2007 International Symposium on Communications and Information Technologies.

[11]  Pao-Ann Hsiung,et al.  Multi-objective placement of reconfigurable hardware tasks in real-time system , 2010, Int. J. Embed. Syst..

[12]  C. K. Yuen,et al.  Theory and Application of Digital Signal Processing , 1978, IEEE Transactions on Systems, Man, and Cybernetics.

[13]  Chin-Liang Wang,et al.  A novel memory-based FFT processor for DMT/OFDM applications , 1999, 1999 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings. ICASSP99 (Cat. No.99CH36258).

[14]  Chin-Liang Wang,et al.  A new memory-based FFT processor for VDSL transceivers , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).