Efficient optimal design space characterization methodologies

One of the primary advantages of a high-level synthesis system is its ability to explore the design space. This paper presents several methodologies for design space exploration that compute all optimal tradeoff points for the combined problem of scheduling, clock-length determination, and module selection. We discuss how each methodology takes advantage of the structure within the design space itself as well as the structure of, and interactions among, each of the three subproblems. (CAD)

[1]  R.T.A. Howell.  Computer-Aided Design of Electronic Circuits , 1968 .

[2]  Robert K. Brayton,et al.  Sensitivity and optimization , 1980 .

[3]  Pierre G. Paulin,et al.  Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Rajiv Jain,et al.  Module selection for pipelined synthesis , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[5]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[6]  Robert A. Walker,et al.  Toward a practical methodology for completely characterizing the optimal design space , 1996, Proceedings of 9th International Symposium on Systems Synthesis.

[7]  Daniel Gajski,et al.  System clock estimation based on clock slack minimization , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[8]  Viraphol Chaiyakul,et al.  Timing models for high-level synthesis , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[9]  Robert A. Walker,et al.  Computing lower bounds on functional units before scheduling , 1994, ISSS '94.

[10]  J. E. Mitchell,et al.  Analyzing and exploiting the structure of the constraints in the ILP approach to the scheduling problem , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Miodrag Potkonjak,et al.  Instruction set mapping for performance optimization , 1993, ICCAD.

[12]  Fadi J. Kurdahi,et al.  A comprehensive estimation technique for high-level synthesis , 1995 .

[13]  A. H. Timmer,et al.  Fast System-Level Area-Delay Curve Prediction , 1993 .

[14]  Liang-Gee Chen,et al.  Optimal module set and clock cycle selection for DSP synthesis , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[15]  Robert A. Walker,et al.  An exact methodology for scheduling in a 3D design space , 1995 .

[16]  Jianwen Zhu,et al.  Specification and Design of Embedded Systems , 1998, Informationstechnik Tech. Inform..

[17]  Nikil D. Dutt,et al.  Reclocking for high-level synthesis , 1995, ASP-DAC '95.

[18]  Robert A. Walker,et al.  A solution methodology for exact design space exploration in a three-dimensional design space , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[19]  Miodrag Potkonjak,et al.  Instruction set mapping for performance optimization , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).