论文信息 - Through Silicon Interconnect Using grayscale Lithography for MEMS Applications - 字舞流文

Through Silicon Interconnect Using grayscale Lithography for MEMS Applications

P. Sarro | H. Zeijl | D. Liu | D. Liu

[1] Tarik Bourouina,et al. Fabrication of a gray-tone mask and pattern transfer in thick photoresists , 1998 .

[2] H. Ryssel,et al. Simulation of the influence of via sidewall tapering on step coverage of sputter-deposited barrier layers , 2002 .

[3] P. Ramm,et al. Vertical System Integration by Using Inter-Chip Vias and Solid-Liquid Interdiffusion Bonding , 2004 .

[4] Mitsuhiro Shikida,et al. Through-wafer interconnect technology for silicon , 2004 .

[5] L. Luo,et al. Wafer-Lever Hermetic Package with Through-Wafer Interconnects , 2007 .

[6] Pasqualina M. Sarro,et al. Continuous deep reactive ion etching of tapered via holes for three-dimensional integration , 2008 .

[7] P. Sarro,et al. New Front To Back-side 3D Interconnects Based High Aspect Ratio Through Silicon Vias , 2008, 2008 10th Electronics Packaging Technology Conference.

[8] A. Toffoli,et al. Enabling technologies for 3D chip stacking , 2008, 2008 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA).