Parallel prefix adder design