A Novel Encoding Scheme for Cross-Talk Effect Minimization Using Error Detecting and Correcting Codes

In this paper a new bus encoding method presented for reducing crosstalk effects, which can avoid crosstalk and provide error- correcting as well. This method find a subset from cross talk avoidance code (CAC) to provide error correction which allows to reduce the crosstalk- induced delay with buses implementing an error detecting/correcting code. Here we propose Fibonacci representation of single error correcting codes using Hamming code to avoid crosstalk induced delay. Extra wires for checking bus are never required in the proposed method and it can also improve bus performance and reduce power dissipation. We give algorithms for obtaining optimal encodings and present a particular class of error free codes. Conversely other bus encoding techniques have been used to prevent crosstalk but don't correct error. 

[1]  Peter Petrov,et al.  Low-power instruction bus encoding for embedded processors , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Igor L. Markov,et al.  Error-correction and crosstalk avoidance in DSM busses , 2003, SLIP '03.

[3]  Gwan S. Choi,et al.  Data Handling Limits of On-Chip Interconnects , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Paul M. Chirlian Analysis and design of integrated electronic circuits , 1980 .

[5]  L. Gal,et al.  On-chip cross talk-the new signal integrity challenge , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[6]  Cecilia Metra,et al.  Self-Checking Detection and Diagnosis of Transient, Delay, and Crosstalk Faults Affecting Bus Lines , 2000, IEEE Trans. Computers.

[7]  Chunjie Duan,et al.  Analysis and avoidance of cross-talk in on-chip buses , 2001, HOT 9 Interconnects. Symposium on High Performance Interconnects.

[8]  Cecilia Metra,et al.  Error Correcting Codes for Crosstalk Effect Minimization , 2003 .

[9]  Aaas News,et al.  Book Reviews , 1893, Buffalo Medical and Surgical Journal.

[10]  Narayanan Vijaykrishnan,et al.  Delay and energy efficient data transmission for on-chip buses , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[11]  Cecilia Metra,et al.  Power Consumption of Fault Tolerant Busses , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Chauchin Su,et al.  A Unified Detection Scheme for Crosstalk Effects in Interconnection Bus , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Luca Benini,et al.  Energy-efficient and reliable low-swing signaling for on-chip buses based on redundant coding , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[14]  Cecilia Metra,et al.  Crosstalk effect minimization for encoded busses , 2003, 9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003..

[15]  Kurt Keutzer,et al.  Bus encoding to prevent crosstalk delay , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[16]  Hannu Tenhunen,et al.  Repeater insertion to minimise delay in coupled interconnects , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.

[17]  Cecilia Metra,et al.  Bus crosstalk fault-detection capabilities of error-detecting codes for on-line testing , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[18]  Ivor Catt,et al.  Crosstalk (Noise) in Digital Systems , 1967, IEEE Trans. Electron. Comput..

[19]  Christer Svensson,et al.  Noise in digital dynamic CMOS circuits , 1994 .

[20]  Tughrul Arslan,et al.  Low power system on chip bus encoding scheme with crosstalk noise reduction capability , 2006 .