A high-temperature comparator with rail-to-rail input voltage range

A high-temperature comparator with rail-to-rail input voltage range is presented. The design uses a 0.5-μm silicon-on-insulator (SOI) technology. The rail-to-rail operation is achieved using two folded-cascode differential amplifiers operating in parallel as an input stage. The output of the appropriate amplifier is connected to the comparator output through a logic-controlled analog multiplexer. The simulations show that the comparator remains operational over the full rail-to-rail common-mode input voltage range, with somewhat degraded input offset voltage for input voltages close to either supply voltage.

[1]  Chih-Cheng Hsieh,et al.  A new rail-to-rail comparator with adaptive power control for low power SAR ADCs in biomedical application , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[2]  Sangbeom Park,et al.  Low-power transistor-string and new rail-to-rail comparator in A/D converter , 1999, 42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356).

[3]  Chao Yuan,et al.  An ultra low-power rail-to-rail comparator for ADC designs , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).

[4]  Mohamad Sawan,et al.  Low power/low voltage high speed CMOS differential track and latch comparator with rail-to-rail input , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[5]  Eugenio Culurciello,et al.  An 8-bit 800-$muhboxW$1.23-MS/s Successive Approximation ADC in SOI CMOS , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Mark Vesterbacka,et al.  Design of a comparator in CMOS SOI , 2004 .