Pass-transistor adiabatic logic using single power-clock supply

We present a new pass-transistor adiabatic logic (PAL) that operates from a single power-clock supply and outperforms the previously reported adiabatic logic techniques in terms of its energy use. PAL is a dual-rail logic with relatively low gate complexity: a PAL gate consists of true and complementary NMOS functional blocks, and a pair of cross-coupled PMOS devices. In simulation tests using a standard 1.2 /spl mu/ CMOS technology, the circuit has been found to operate up to 160 MHz clock frequency and down to 1.5 V peak-to-peak sinusoidal power-clock supply. Operation of a 1600-stage PAL shift register fabricated in the 1.2 /spl mu/ CMOS technology has been experimentally verified.

[1]  J. G. Koller,et al.  Adiabatic Switching, Low Energy Computing, And The Physics Of Storing And Erasing Information , 1992, Workshop on Physics and Computation.

[2]  Martin F. Schlecht,et al.  Recovered energy logic-A highly efficient alternative to today's logic circuits , 1993, Proceedings of IEEE Power Electronics Specialist Conference - PESC '93.

[3]  A. Kramer,et al.  Adiabatic Computing with the 2n-2n2d Logic Family , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[4]  S. Younis,et al.  Practical implementation of charge recovering asymptotically zero power CMOS , 1993 .

[5]  J. S. Denker,et al.  A review of adiabatic computing , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[6]  John Stewart Denker,et al.  Adiabatic dynamic logic , 1995 .

[7]  Nestoras Tzartzanis,et al.  Low-power digital systems based on adiabatic-switching principles , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Thad Gabara.  PULSED LOW POWER CMOS , 1994 .

[9]  Vojin G. Oklobdzija,et al.  Integrated power clock generators for low energy logic , 1995, Proceedings of PESC '95 - Power Electronics Specialist Conference.