Scalable parallel simulation of networks on chip

With continuing miniaturization, NoCs with 1024 nodes will become realistic around the year 2020. The design of such NoCs requires efficient simulation techniques to evaluate design alternatives and to validate functional correctness. The current state of the art, sequential simulation, will no longer provide acceptable simulation time. Parallel simulation exploiting multicore and multithreading capabilities of simulation computers is a potential solution. However, current parallel techniques suffer from limited scalability due to the need to synchronize simulation time and the access to shared data structures. This work presents a new approach based on an explicit ordering of simulation tasks so that a maximum of independent tasks are simulated between any dependent tasks. This enables efficient synchronization and, together with dynamic load balancing, reduces blocking time. A near-linear simulation speedup of up to 15.5 is achieved on a 16 core simulation machine.

[1]  Andrew B. Kahng,et al.  ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[2]  Shekhar Y. Borkar,et al.  Design perspectives on 22nm CMOS and beyond , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[3]  Jinwen Xi,et al.  A Transaction-Level NoC Simulation Platform with Architecture-Level Dynamic and Leakage Energy Models , 2006, GLSVLSI '06.

[4]  Niraj K. Jha,et al.  GARNET: A detailed on-chip network model inside a full-system simulator , 2009, 2009 IEEE International Symposium on Performance Analysis of Systems and Software.

[5]  Abbas Nayebi,et al.  GPU-based NoC simulator , 2011, Ninth ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMPCODE2011).

[6]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[7]  Martin Radetzki,et al.  A SystemC TLM2 model of communication in wormhole switched Networks-On-Chip , 2009, 2009 Forum on Specification & Design Languages (FDL).

[8]  Antonio Robles,et al.  A Survey and Evaluation of Topology-Agnostic Deterministic Routing Algorithms , 2012, IEEE Transactions on Parallel and Distributed Systems.

[9]  Axel Jantsch,et al.  Simulation and Evaluation of a Network on Chip Architecture Using Ns-2 , 2002 .

[10]  Nanning Zheng,et al.  HORNET: A Cycle-Level Multicore Simulator , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Nasser Alzeidi,et al.  A parameterized NoC simulator using OMNet++ , 2009, 2009 International Conference on Ultra Modern Telecommunications & Workshops.

[12]  Paul Ampadu,et al.  A Flexible Parallel Simulator for Networks-on-Chip With Error Control , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  M. Glesner,et al.  Graphical interface for debugging RTL Networks-on-Chip , 2010, 2010 12th Biennial Baltic Electronics Conference.

[14]  Sin-Chong Park,et al.  Transaction Level Modeling of NoC based Multi-Processor architecture for Wireless Communication System , 2006, 2006 Asia-Pacific Conference on Communications.

[15]  Israel Cidon,et al.  NoCs simulation framework for OMNeT++ , 2011, Proceedings of the Fifth ACM/IEEE International Symposium.

[16]  George Kurian,et al.  Graphite: A distributed parallel simulator for multicores , 2010, HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture.

[17]  Akif Ali,et al.  Near-optimal worst-case throughput routing for two-dimensional mesh networks , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).

[18]  Wang Qi,et al.  Simulation and performance analysis of network on chip architectures using OPNET , 2007, 2007 7th International Conference on ASIC.

[19]  Gerard J. M. Smit,et al.  Fast, Accurate and Detailed NoC Simulations , 2007, First International Symposium on Networks-on-Chip (NOCS'07).