Practical Dynamic Thermal Management of multi-core microprocessors

Here we present an implementation of thermally-aware DVFS governor in a form of Linux 3.2 module. Our thermal governor operates by reading digital thermal sensors placed in CPU cores and pro-actively adjusting operating frequency of individual cores to maintain temperatures below given threshold. We evaluate our method using state-of-the-art parallel benchmarks from PARSEC suite. Apart from evaluation of our thermally-aware DVFS governor, we present insights into operation of a modern high-performance CPU with 6 cores and 2 hardware threads per core.

[1]  Gang Quan,et al.  Thermal aware scheduling on an Intel desktop computer , 2011, 2011 Proceedings of IEEE Southeastcon.

[2]  Kevin Skadron,et al.  Temperature-Aware Architecture: Lessons and Opportunities , 2011 .

[3]  Sarma B. K. Vrudhula,et al.  Efficient online computation of core speeds to maximize the throughput of thermally constrained multi-core processors , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[4]  Kevin Skadron,et al.  Recent thermal management techniques for microprocessors , 2012, CSUR.

[5]  Magnus Jahre,et al.  A Quantitative Study of Memory System Interference in Chip Multiprocessor Architectures , 2009, 2009 11th IEEE International Conference on High Performance Computing and Communications.

[6]  Jose Renau,et al.  Measuring performance, power, and temperature from real processors , 2007, ExpCS '07.

[7]  Kai Li,et al.  The PARSEC benchmark suite: Characterization and architectural implications , 2008, 2008 International Conference on Parallel Architectures and Compilation Techniques (PACT).

[8]  Sherief Reda,et al.  Frequency planning for multi-core processors under thermal constraints , 2008, Proceeding of the 13th international symposium on Low power electronics and design (ISLPED '08).

[9]  Marek Chrobak,et al.  Dynamic Thermal Management through Task Scheduling , 2008, ISPASS 2008 - IEEE International Symposium on Performance Analysis of Systems and software.

[10]  Karthick Rajamani,et al.  Thermal response to DVFS: analysis with an Intel Pentium M , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).

[11]  Meikang Qiu,et al.  Efficient Implementation of Thermal-Aware Scheduler on a Quad-core Processor , 2011, 2011IEEE 10th International Conference on Trust, Security and Privacy in Computing and Communications.

[12]  Yongxin Zhu,et al.  Implementing a Thermal-Aware Scheduler in Linux Kernel on a Multi-Core Processor , 2010, Comput. J..

[13]  Sherief Reda,et al.  Frequency and voltage planning for multi-core processors under thermal constraints , 2008, 2008 IEEE International Conference on Computer Design.

[14]  Seda Ogrenci Memik,et al.  Physical aware frequency selection for dynamic thermal management in multi-core systems , 2006, ICCAD.

[15]  Guanglei Liu,et al.  Neighbor-aware dynamic thermal management for multi-core platform , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[16]  Augustus K. Uht,et al.  Central vs. distributed dynamic thermal management for multi-core processors: which one is better? , 2009, GLSVLSI '09.