A novel graceful degradable routing algorithm for 3D on-chip networks

The decreasing manufacturing yield of integrated circuits, as a result of rising complexity and decreased feature size, and the emergence of 3D-NoC based design architectures, has necessitated the search for network reconfiguration techniques in order to make faulty networks reusable. In this paper, we first introduce an efficient and scalable hardware based on using a fixed size programmable routing table (PRT) for each network switch. Then a heuristic search algorithm is provided to find a valid configuration for these PRTs and to compensate the effects of faulty links in three dimensional networks on chip. Our experimental results show that the algorithm considerably reduces the required search effort as compared to the exhaustive search method.

[1]  Amir Hosseini,et al.  A fault-aware dynamic routing algorithm for on-chip networks , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[2]  David Blaauw,et al.  A highly resilient routing algorithm for fault-tolerant NoCs , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[3]  Partha Pratim Pande,et al.  Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation , 2009, IEEE Transactions on Computers.

[4]  Mahmut T. Kandemir,et al.  Fault tolerant algorithms for network-on-chip interconnect , 2004, IEEE Computer Society Annual Symposium on VLSI.

[5]  Luca Benini,et al.  A low-overhead fault tolerance scheme for TSV-based 3D network on chip links , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[6]  Zainalabedin Navabi,et al.  Degradable mesh-based on-chip networks using programmable routing tables , 2007, IEICE Electron. Express.

[7]  Sudhakar Yalamanchili,et al.  Interconnection Networks: An Engineering Approach , 2002 .

[8]  Arvind Kumar,et al.  Three-dimensional integrated circuits , 2006, IBM J. Res. Dev..

[9]  Maghsoud Abbaspour,et al.  High Level Synthesis of Degradable ASICs Using Virtual Binding , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[10]  Akram Ben Ahmed,et al.  Architecture and Design of Efficient 3D Network-on-Chip (3D NoC) for Custom Multicore SoC , 2010, 2010 International Conference on Broadband, Wireless Computing, Communication and Applications.

[11]  Martin Radetzki,et al.  Fault Tolerant Network on Chip Switching With Graceful Performance Degradation , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.