Many image processing algorithms have a very high execution time if only a processor is used for processing them. Using a SIMD parallel structure for its execution could reduce this time. This is particularly important in the case of algorithms that must be processed in real time. The use of networks of PC is an appealing solution that besides its low cost, takes advantage from both the high speed of actual interconnection networks, and the high-performance of PC. In this paper we present a model that explicitly considers system parameters, network parameters, and application parameters. So, the speed and communication model of the considered network, the workstations and PC computing power, the per-pixel computational cost of the algorithms (that can be constant or variable), and a variable number of computers have been considered. We do not aim to evaluate the processing of high and medium-level algorithms of a MISD structure, but we present the first results of our evaluations for iterative low-level image processing applications. Specifically, we give a prediction model to distribute the data to each processor of a distributed system, minimizing the processors' idle time.
[1]
Anurag Kumar,et al.
Adaptive Optimal Load Balancing in a Nonhomogeneous Multiserver System with a Central Job Scheduler
,
1990,
IEEE Trans. Computers.
[2]
Stanley R. Sternberg.
Parallel architectures for image processing
,
1979,
COMPSAC.
[3]
Anthony Skjellum,et al.
A High-Performance, Portable Implementation of the MPI Message Passing Interface Standard
,
1996,
Parallel Comput..
[4]
Volker Strumpen,et al.
Efficient Parallel Computing in Distributed Workstation Environments
,
1993,
Parallel Comput..
[5]
Dennis Koelma,et al.
Incorporating memory layout in the modeling of message passing programs
,
2002,
Proceedings 10th Euromicro Workshop on Parallel, Distributed and Network-based Processing.
[6]
Rich Seifert,et al.
Gigabit Ethernet: Technology and Applications for High-Speed LANs
,
1998
.
[7]
Message P Forum,et al.
MPI: A Message-Passing Interface Standard
,
1994
.
[8]
Fabrizio Lombardi,et al.
Fault Detection and Design Complextity in C-Testable VLSI Arrays
,
1990,
IEEE Trans. Computers.