Detection of an antenna effect in VLSI designs

This paper describes an extraction methodology capable of detecting "antenna" condition in VLSI designs. Proposed methodology can handle large size designs using standard design rule checking and circuit extraction procedures. Examples of application of the proposed method on industrial IC designs show that occurrence of antenna effect may be an uncontrolled by-product of the design environment.

[1]  Wojciech Maly,et al.  Manufacturability analysis environment-MAPEX , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[2]  C. Hu,et al.  Thin oxide damage by plasma etching and ashing processes , 1992, 30th Annual Proceedings Reliability Physics 1992.

[3]  Calvin T. Gabriel,et al.  How plasma etching damages thin gate oxides , 1992 .

[4]  Chenming Hu,et al.  Plasma etching charge-up damage to thin oxides , 1993 .

[5]  K. P. Wang,et al.  Layout design for yield and reliability , 1996 .

[6]  Wojciech Maly,et al.  Memory chip for 24-port global register file , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[7]  J. McVittie,et al.  Thin-oxide damage from gate charging during plasma processing , 1992, IEEE Electron Device Letters.