A Unified View of Test Compression Methods

A unified treatment of the various techniques to reduce the output data from a unit under test is given. The characteristics of time compression schemes with respect to errors detected are developed. The use of two or more of these methods together is considered. Methods to design efficient test compression structures for built-in-tests are proposed. The feasibility of the proposed approach is demonstrated by simulation results.

[1]  D. Michael Miller,et al.  Spectral Fault Signatures for Single Stuck-At Faults in Combinational Networks , 1984, IEEE Transactions on Computers.

[2]  Thomas W. Williams,et al.  VLSI Testing , 1984, Computer.

[3]  Mark G. Karpovsky,et al.  Testing Computer Hardware through Data Compression in Space and Time , 1983, ITC.

[4]  D. Michael Miller,et al.  Spectral Fault Signatures for Internally Unate Combinational Networks , 1983, IEEE Transactions on Computers.

[5]  Edward McCluskey,et al.  Built-In Self-Test Techniques , 1985, IEEE Design & Test of Computers.

[6]  Yervant Zorian,et al.  Higher Certainty of Error Coverage by Output Data Modification , 1984, ITC.

[7]  Sudhakar M. Reddy,et al.  A Note on Testing Logic Circuits by Transition Counting , 1977, IEEE Transactions on Computers.

[8]  Alfred K. Susskind,et al.  Testing by Verifying Walsh Coefficients , 1983, IEEE Transactions on Computers.

[9]  W. W. Peterson,et al.  Error-Correcting Codes. , 1962 .

[10]  John E. Bauer,et al.  An Advanced Fault Isolation System for Digital Logic , 1975, IEEE Transactions on Computers.

[11]  Jacob Savir,et al.  Syndrome-Testable Design of Combinational Circuits , 1980, IEEE Transactions on Computers.

[12]  J. Lawrence Carter,et al.  The theory of signature testing for VLSI , 1982, STOC '82.

[13]  Robinson.  Segmented Testing , 1985, IEEE Transactions on Computers.

[14]  Edward McCluskey,et al.  Built-In Self-Test Structures , 1985, IEEE Design & Test of Computers.

[15]  John P. Hayes,et al.  Transition Count Testing of Combinational Logic Circuits , 1976, IEEE Transactions on Computers.

[16]  Dilip K. Bhavsar,et al.  Can We Eliminate Fault Escape in Self-Testing by Polynomial Division (Signature Analysis) ? , 1984, ITC.

[17]  James E. Smith,et al.  Measures of the Effectiveness of Fault Signature Analysis , 1980, IEEE Transactions on Computers.

[18]  Parker,et al.  Design for Testability—A Survey , 1982, IEEE Transactions on Computers.

[19]  R. Daniels,et al.  Built-In Self-Test Trends in Motorola Microprocessors , 1985, IEEE Design & Test of Computers.