Thirty Two-Stage CMOS TDI Image Sensor With On-Chip Analog Accumulator

This brief presents a 32-stage CMOS time delay integration image sensor with on-chip column parallel analog accumulator. Temporal oversampling technique is applied in the sensor to realize synchronous signal capturing. A column parallel analog accumulator with layout size of 0.09 mm2 is integrated at both sides of pixel array. Through adopting input-offset storing technique, a column fixed pattern noise because of the amplifier's offset variations is reduced by the accumulator. The accumulator also acts as a pixel noise canceller. The fabricated chip in 0.18- μm one-poly four-metal 1.8/3.3-V CMOS technology achieves the maximum line rate of 3875 lines/s. The measured signal-to-noise ratio of the fabricated sensor is improved on average by 11.9 dB at 16 stages and 14.2 dB at 32 stages. The presented sensor is suitable for application in low illumination, high scanning speed, and remote sensing systems.

[1]  G. Meynants,et al.  Time-Delay-Integration Architectures in CMOS Image Sensors , 2009, IEEE Transactions on Electron Devices.

[2]  E. Fossum,et al.  CMOS active pixel image sensors for highly integrated imaging systems , 1997, IEEE J. Solid State Circuits.

[3]  Ramesh Karri,et al.  Secure scan: a design-for-test architecture for crypto chips , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[4]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[5]  Pierre Dusart,et al.  Differential Fault Analysis on A.E.S , 2003, ACNS.

[6]  Hideo Fujiwara,et al.  Secure and testable scan design using extended de Bruijn graphs , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[7]  Kedarnath J. Balakrishnan,et al.  Test Access Mechanism in the Quad-Core AMD Opteron Microprocessor , 2009, IEEE Design & Test of Computers.

[8]  Eugene S. Schlig,et al.  TDI charge-coupled devices: Design and applications , 1992, IBM J. Res. Dev..

[9]  S. Kawahito,et al.  Noise analysis of high-gain, low-noise column readout circuits for CMOS image sensors , 2004, IEEE Transactions on Electron Devices.

[10]  Christof Paar,et al.  Information Leakage of Flip-Flops in DPA-Resistant Logic Styles , 2008, IACR Cryptol. ePrint Arch..

[11]  Yu Huang,et al.  Effects of Embedded Decompression and Compaction Architectures on Side-Channel Attack Resistance , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[12]  Ramesh Karri,et al.  Attacks and Defenses for JTAG , 2010, IEEE Design & Test of Computers.

[13]  Bruno Rouzeyre,et al.  Test control for secure scan designs , 2005, European Test Symposium (ETS'05).

[14]  Michael Gössel,et al.  On-chip evaluation, compensation and storage of scan diagnosis data , 2007, IET Comput. Digit. Tech..

[15]  Chien-Mo James Li,et al.  A Secure Test Wrapper Design Against Internal and Boundary Scan Attacks for Embedded Cores , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Christopher J. Clark,et al.  Anti-tamper JTAG TAP design enables DRM to JTAG registers and P1687 on-chip instruments , 2010, 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).

[17]  A. Bakker,et al.  A CMOS nested-chopper instrumentation amplifier with 100-nV offset , 2000, IEEE Journal of Solid-State Circuits.

[18]  Michel Renovell,et al.  Scan Design and Secure Chip , 2004, IOLTS.

[19]  Kari Halonen,et al.  A 12-Bit Ratio-Independent Algorithmic A/D Converter for a Capacitive Sensor Interface , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  James R. Janesick,et al.  Photon transfer : DN --> [lambda] , 2007 .

[21]  Wim Diels,et al.  CMOS long linear array for space application , 2006, Electronic Imaging.

[22]  D. F. Barbe.  Time Delay and Integration Image Sensors , 1976 .

[23]  Giorgio Di Natale,et al.  New security threats against chips containing scan chain structures , 2011, 2011 IEEE International Symposium on Hardware-Oriented Security and Trust.

[24]  M.G. Farrier,et al.  A Large Area TDI Image Sensor for Low Light Level Imaging , 1980, IEEE Journal of Solid-State Circuits.

[25]  Ramesh Karri,et al.  Scan based side channel attack on dedicated hardware implementations of Data Encryption Standard , 2004, 2004 International Conferce on Test.

[26]  Gabor C. Temes,et al.  Design-oriented estimation of thermal noise in switched-capacitor circuits , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[27]  A. El Gamal,et al.  CMOS image sensors , 2005, IEEE Circuits and Devices Magazine.

[28]  Siva Sai Yerubandi,et al.  Differential Power Analysis , 2002 .

[29]  Hee Chul Lee,et al.  Smart CMOS Charge Transfer Readout Circuit for Time Delay and Integration Arrays , 2006, IEEE Custom Integrated Circuits Conference 2006.

[30]  Shoushun Chen,et al.  A Time-Delay-Integration CMOS image sensor with pipelined charge transfer architecture , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[31]  Chih-Cheng Hsieh,et al.  Linear CMOS image sensor with time-delay integration and interlaced super-resolution pixel , 2012, 2012 IEEE Sensors.

[32]  R. Castello,et al.  A ratio-independent algorithmic analog-to-digital conversion technique , 1984, IEEE Journal of Solid-State Circuits.

[33]  Yuejian Wu,et al.  Testing ASICs with multiple identical cores , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..