Heterogeneous computing is rapidly gaining increased attention due to the promise it holds in overcoming power and performance walls in traditional computing systems. With its focus on customized processing nodes dedicated to the different tasks in an application, it is hoped that these walls will be overcome. Therefore, CPU-FPGA co-architectures are also gaining ground in application areas like recognition, mining, search, datacenter etc. However, research in CPU-FPGA co-architecture is constrained by the available synthesis and simulation tools which do not provide an integrated system level simulation and architectural exploration environment. This becomes critical when we incorporate novel memory hierarchies, multi-processor chip architectures, hardware level cache coherence etc. In this paper, we describe our open source and integrated system level simulator and architecture exploration tool called HeteroSim. It supports x86 based multi-core processor combined with a FPGA via bus-based architecture. It allows integrated system level simulation and returns performance metrics to understand application performance with respect to the simulated architectural configuration.
[1]
Jason Helge Anderson,et al.
LegUp: An open-source high-level synthesis tool for FPGA-based processor/accelerator systems
,
2013,
TECS.
[2]
David R. Kaeli,et al.
Multi2Sim: A simulation framework for CPU-GPU computing
,
2012,
2012 21st International Conference on Parallel Architectures and Compilation Techniques (PACT).
[3]
Somayeh Sardashti,et al.
The gem5 simulator
,
2011,
CARN.
[4]
Wei Zhang,et al.
Analytical Delay Model for CPU-FPGA Data Paths in Programmable System-on-Chip FPGA
,
2016,
ARC.
[5]
David A. Wood,et al.
gem5-gpu: A Heterogeneous CPU-GPU Simulator
,
2015,
IEEE Computer Architecture Letters.