Architectural aspects in design and analysis of SOT-based memories

Magnetic Random Access Memory (MRAM) is a very promising emerging memory technology because of its various advantages such as non-volatility, high density and scalability. In particular, Spin Orbit Torque (SOT) MRAM is gaining interest as it comes along with all the benefits of its predecessor Spin Transfer Torque (STT) MRAM, but is supposed to eliminate some of its shortcomings. Especially the split of read and write paths in SOT-MRAM promises faster access times and lower energy consumption compared to STT-MRAM. In this work, we provide a very detailed analysis of SOT-MRAM at both circuit- and architecture-level. We present a detailed evaluation of performance and energy related parameters and compare the novel SOT-MRAM with several other memory technologies. Our architecture-level analysis shows that with a hybrid-combination of SRAM for the L1-cache and SOT-MRAM for the L2-cache the energy consumption can be reduced by 63 % in average while the performance can be increased by 1 %. In addition, the memory area is 43% lower compared to an SRAM-only configuration.

[1]  Mehdi Baradaran Tahoori,et al.  Asynchronous Asymmetrical Write Termination (AAWT) for a low power STT-MRAM , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[2]  Yan Li,et al.  NAND Flash Memory: Challenges and Opportunities , 2013, Computer.

[3]  M. Hosomi,et al.  A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[4]  Mohamad Towfik Krounbi,et al.  Basic principles of STT-MRAM cell operation in memory arrays , 2013 .

[5]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[6]  Xueti Tang,et al.  Spin-transfer torque magnetic random access memory (STT-MRAM) , 2013, JETC.

[7]  Stuart A. Wolf,et al.  Spintronics : A Spin-Based Electronics Vision for the Future , 2009 .

[8]  Liliana D. Buda-Prejbeanu,et al.  Study of Two Writing Schemes for a Magnetic Tunnel Junction Based On Spin Orbit Torque , 2013 .

[9]  Bruce Jacob,et al.  Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM , 2013, 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA).

[10]  Yiran Chen,et al.  A novel architecture of the 3D stacked MRAM L2 cache for CMPs , 2009, 2009 IEEE 15th International Symposium on High Performance Computer Architecture.

[11]  Yiran Chen,et al.  Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[12]  Mircea R. Stan,et al.  The Promise of Nanomagnetics and Spintronics for Future Logic and Universal Memory , 2010, Proceedings of the IEEE.

[13]  Ronald G. Dreslinski,et al.  The M5 Simulator: Modeling Networked Systems , 2006, IEEE Micro.

[14]  D. Jeong,et al.  Emerging memories: resistive switching mechanisms and current status , 2012, Reports on progress in physics. Physical Society.

[15]  I. Miron,et al.  Current-induced spin–orbit torques , 2011, Philosophical Transactions of the Royal Society A: Mathematical, Physical and Engineering Sciences.

[16]  K. Roy,et al.  Modeling of dielectric breakdown-induced time-dependent STT-MRAM performance degradation , 2011, 69th Device Research Conference.

[17]  S. Bandiera,et al.  Perpendicular switching of a single ferromagnetic layer induced by in-plane current injection , 2011, Nature.

[18]  Shih-Hung Chen,et al.  Phase-change random access memory: A scalable technology , 2008, IBM J. Res. Dev..

[19]  N. Shibata,et al.  A 70nm 16Gb 16-level-cell NAND Flash Memory , 2007, 2007 IEEE Symposium on VLSI Circuits.

[20]  Jim Hutchby,et al.  Assessment of the Potential & Maturity of Selected Emerging Research Memory Technologies Workshop & ERD/ERM Working Group Meeting (April 6-7, 2010) , 2010 .

[21]  Lev Davidovich Landau,et al.  ON THE THEORY OF THE DISPERSION OF MAGNETIC PERMEABILITY IN FERROMAGNETIC BODIES , 1935 .

[22]  Trevor Mudge,et al.  MiBench: A free, commercially representative embedded benchmark suite , 2001 .

[23]  D. Ralph,et al.  Spin-Torque Switching with the Giant Spin Hall Effect of Tantalum , 2012, Science.

[24]  A. Inoue,et al.  A 70 nm 16 Gb 16-Level-Cell NAND flash Memory , 2008, IEEE Journal of Solid-State Circuits.

[25]  Jun Yang,et al.  A durable and energy efficient main memory using phase change memory technology , 2009, ISCA '09.

[26]  YangJun,et al.  A durable and energy efficient main memory using phase change memory technology , 2009 .

[27]  Yoshihiro Sugiyama,et al.  A study of dielectric breakdown mechanism in CoFeB/MgO/CoFeB magnetic tunnel junction , 2009, 2009 IEEE International Reliability Physics Symposium.

[28]  Cong Xu,et al.  NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[29]  D. Ralph,et al.  Spin transfer torques , 2007, 0711.4608.

[30]  V. Javerliac,et al.  SPICE modelling of magnetic tunnel junctions written by spin-transfer torque , 2010 .