Reducing the MISR Size
暂无分享,去创建一个
[1] Sudhakar M. Reddy,et al. A Data Compression Technique for Built-In Self-Test , 1988, IEEE Trans. Computers.
[2] Dhiraj K. Pradhan,et al. Aliasing Probability for Multiple Input Signature Analyzer , 1990, IEEE Trans. Computers.
[3] Mark G. Karpovsky,et al. Testing Computer Hardware through Data Compression in Space and Time , 1983, ITC.
[4] J. Savir. Improved cutting algorithm , 1990 .
[5] Jr. Sheldon B. Akers,et al. On a Theory of Boolean Functions , 1959 .
[6] Yervant Zorian,et al. Programmable space compaction for BIST , 1993, FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing.
[7] Jacob Savir,et al. Layout Influences Testability , 1985, IEEE Transactions on Computers.
[8] Jacob Savir,et al. Built In Test for VLSI: Pseudorandom Techniques , 1987 .
[9] Yervant Zorian,et al. Selecting programmable space compactors for BIST using genetic algorithms , 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).
[10] Paul H. Bardell,et al. Production experience with built-in self-test in the IBM ES/9000 system , 1991, 1991, Proceedings. International Test Conference.
[11] Prawat Nagvajara,et al. Optimal Robust Compression of Test Responses , 1990, IEEE Trans. Computers.